

# High Gain Graphene Based Hot Electron Transistor with Record High Saturated Output Current Density

Carsten Strobel,\* Carlos A. Chavarin, Martin Knaut, Sandra Völkel, Matthias Albert, Andre Hiess, Benjamin Max, Christian Wenger, Robert Kirchner, and Thomas Mikolajick

Hot electron transistors (HETs) represent an exciting new device for integration into semiconductor technology, holding the promise of high-frequency electronics beyond the limits of SiGe bipolar hetero transistors. With the exploration of 2D materials such as graphene and new device architectures, hot electron transistors have the potential to revolutionize the landscape of modern electronics. This study highlights a novel hot electron transistor structure with a record output current density of 800 A cm<sup>-2</sup> and a high current gain  $\alpha$ , fabricated using a scalable fabrication approach. The hot electron transistor structure comprises 2D hexagonal boron nitride and graphene layers wet transferred to a germanium substrate. The combination of these materials results in exceptional performance, particularly in terms of the highly saturated output current density. The scalable fabrication scheme used to produce the hot electron transistor opens up opportunities for large-scale manufacturing. This breakthrough in hot electron transistor technology holds promise for advanced electronic applications, offering high current capabilities in a practical and manufacturable device.

C. Strobel, M. Knaut, S. Völkel, M. Albert, A. Hiess, B. Max, T. Mikolajick Institute of Semiconductors and Microsystems, Chair of Nanoelectronics Technische Universität Dresden Nöthnitzer Straße 64, 01187 Dresden, Germany E-mail: carsten.strobel@tu-dresden.de C. A. Chavarin, C. Wenger IHP Leibniz-Institut für innovative Mikroelektronik Im Technologiepark 25, 15236 Frankfurt (Oder), Germany C. Wenger BTU Cottbus-Senftenberg Platz der Deutschen Einheit 1, 03046 Cottbus, Germany

R. Kirchner Genter for Advancing Electronics Technische Universität Dresden Helmholtzstr. 18, 01069 Dresden, Germany

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/aelm.202300624

© 2023 The Authors. Advanced Electronic Materials published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

#### DOI: 10.1002/aelm.202300624

1. Introduction

The terahertz gap refers to a region of the electromagnetic spectrum between the frequencies of the microwave range and infrared radiation. It extends roughly over the frequency range from 0.1 to 10 THz. The terahertz gap has historically been considered difficult to explore as there are both technical and physical challenges to generating, capturing, and exploiting terahertz radiation. However, terahertz radiation has the potential to enable a variety of applications in communications, imaging, spectroscopy, and security. Terahertz radiation can be used in medicine, for example, for noninvasive diagnostics of tissue samples or for screening objects for security checks.<sup>[1,2]</sup> Traditional electronic devices such as transistors have difficulty processing signals in the THz range. Classic transistors such as the high electron mobility transistors (HEMTs), the metal-

oxide-semiconductor field-effect transistors (MOSFETs), and the bipolar junction transistors (BJTs) have so far covered the lower end of the terahertz range.<sup>[3–5]</sup> Maximum cutoff frequencies  $f_{\rm T}$  of around 700 GHz have been reported for HEMTs<sup>[3]</sup> and BJTs,<sup>[5]</sup> while the MOSFET is still a bit behind with  $f_{\rm T} = 400$  GHz.<sup>[4]</sup> Thereby, lateral devices like the MOSFET and HEMT are subject to intrinsic limitations such as gate lithography, short channel effects, and velocity saturation. On the other hand, vertical BJTs require a certain minimum base thickness to reduce lateral base resistance. Thus, the cutoff frequency of BJTs is ultimately limited by the base transit time of electrons traveling perpendicular to the junction planes from the emitter toward the collector.<sup>[6]</sup> An alternative high-speed transistor technology is the hot electron transistor (HET). It is designed to take advantage of the kinetic energy of hot electrons, which are electrons with higher energy levels than the equilibrium thermal energy. The HET is also a vertical device but unipolar in nature with tunneling<sup>[7,8]</sup> or Schottky barriers<sup>[9,10]</sup> instead of pn-junctions like in a BJT. Cutoff frequencies larger than 10 THz have been predicted for HETs with the integration of 2D materials.<sup>[11]</sup> The first HET was proposed in 1960 by Mead with a metal/insulator/metal/insulator/metal (MIMIM) structure.<sup>[12]</sup> Thereby, the first metal electrode corresponds to the emitter (E), the second to the base (B), and the third to the collector (C). In the ON state, the BE voltage is able to modulate the





Figure 1. a) 3D representation of the hot electron transistor with a multilayer hexagonal boron nitride (hBN) emitter-base (E/B) insulator, a monolayer graphene base (B), and an n-Ge collector (C) semiconductor. b) Top view of the hot electron transistor after lithography and subsequent wet transfer of hBN.

collector current  $I_{\rm C}$  when a fixed B/C voltage is applied. However, these early metal-based HETs had the disadvantage that the base thickness could not be scaled down sufficiently. This led to scattering events in the metal base, preventing the device from realizing its full potential. The situation changed with the advent of 2D materials such as graphene (Gr).<sup>[13]</sup> Now, the metal base of the HET could be replaced by monolayer thin graphene, and ultrashort base transit times, which is key for high-frequency HETs, could be realized. Only recently, a 2D-based HET with a very good common-base current gain  $\alpha$  of 0.99 and a high output current density of 400 A cm<sup>-2</sup> was demonstrated.<sup>[14]</sup> This was realized with a hBN/graphene/WSe2 structure. All 2D materials were exfoliated by a conventional scotch tape exfoliation technique and transferred by micromanipulators using a polycarbonate/polydimethylsiloxane stack. The disadvantage of this approach is the limited scalability and also the output current of this HET is saturated only in a very limited  $V_{CB}$  window. In this study, we present the results of an improved hexagonal boron nitride (hBN)/graphene/n-Ge HET which was fabricated by much more scalable wet-transfer techniques and standard optical lithography. Record high output current densities of around 800 A cm<sup>-2</sup> were achieved while the output current is saturated in a much wider V<sub>CB</sub> window. Thereby, the current gain remains high showing values of  $\alpha$  up to 0.87. The increased output current can be explained by reducing the hBN thickness and by utilizing a reduced B/C Schottky barrier between graphene and n-germanium. This study represents an important step towards realizing scalable 2Dbased high-frequency HETs.

## 2. Results and Discussion

#### 2.1. Hot Electron Transistor Design

A 3D representation of the HET is shown in **Figure 1**a. The ntype germanium collector is covered with a 60 nm thick  $Al_2O_3$ layer that isolates the square-shaped base metallization of Ti/Ni from the Ge substrate. An area of 50 × 50 µm<sup>2</sup> is exempt from  $Al_2O_3$  and thus constitutes the active device area. A monolayer graphene sheet is transferred on top of the base metallization and the active device area. Finally, a multilayer hexagonal boron nitride covers the graphene and an emitter contact of Ti/Ni is placed on top. A top view of the real device after the wet transfer of graphene and hBN is shown in Figure 1b. While transferred graphene is patterned into isolated flakes of approximately  $350 \times 350 \,\mu\text{m}^2$  by oxygen plasma, hBN can remain in the transferred form since it is laterally isolating anyway (see Figure S1, Supporting Information). During the electrical characterization of the HETs, the probe tips easily pierce through the thin hBN to make good electrical contact. The exposed active device areas can be clearly seen in the middle of the square-shaped metal electrodes. Thus, 4, 8, and 12 nm thick hBN layers were used as E/B tunnel barriers to fabricate and characterize eight individual devices. A simplified band scheme of the HET is illustrated in Figure 2. Thereby, the equilibrium state is shown in Figure 2a. Between the emitter and the base of the HET, the hBN layer represents the E/B insulator and there is a tunnel barrier having a height q $\varphi_{\rm FB}$ .

www.advelectronicmat.de

On the other side of the device, a B/C Schottky barrier  $q\varphi_{BC}$  between graphene and n-Ge serves as a filter barrier for cold electrons. When the device is in the OFF state (Figure 2b), only a few carriers from the emitter can pass through the E/B tunneling barrier and most of these carriers are then reflected at the B/C filter barrier.

only a minor fraction of cold electrons Thus from the base can overcome the filter barrier  $q \varphi_{
m BC}$ and contribute to the collector current  $I_{\rm C}$ . In this situation, the carriers are propelled by the reverse-biased B/C junction. In the ON state (Figure 2c), the emitter is negatively biased by V<sub>BE</sub> and the tunneling barrier becomes narrower. Now, most of the electrons injected from the emitter tunnel through the E/B barrier and gain energy to become hot carriers in the base. If  $V_{\rm BE}$  is larger than  $\varphi_{\rm BC}/q$ , the hot electrons are able to surpass the B/C Schottky barrier and contribute to the collector current  $I_c$ . Note that there is another effect that must be considered in the ON-state. When the emitter is negatively biased, this leads to the field-induced accumulation of holes in graphene.<sup>[15]</sup> Thus, the Fermi energy level in graphene decreases while the B/C Schottky barrier increases. This makes the filter barrier more effective since cold electrons from the base are now reflected even more strongly at this barrier. This could also





www.advelectronicmat.de



Figure 2. Simplified band scheme of the metal (M), insulator (I), graphene (Gr), semiconductor (SC) hot electron transistor in a) thermal equilibrium, b) OFF-state, and c) ON-state.



Figure 3. AFM image of wet transferred hexagonal boron nitride (hBN) on a luminum oxide (Al $_2O_3$ ).

increase the current gain of the device because in this situation the reflection factor at the collector interface decreases.<sup>[16]</sup> On the other hand, the thick lightly doped n-Ge substrate should effectively shield the graphene Fermi energy level from being raised with  $V_{CB}$ . In addition, an AFM image of hBN on Al<sub>2</sub>O<sub>3</sub> is represented in Figure 3. It is obvious, that the thickness of the multilayer hBN flake is below 5 nm. Multiple line scans were performed (see Figure S2, Supporting Information) that further specify hBN thickness, deriving values of  $4 \pm 0.5$  nm. Thus, approximately 12 monolayers of hBN have been transferred. Several localized elevations can be observed on the hBN flake which can be attributed to PMMA residues from the hBN wet transfer. Cracks at the fringe of the hBN flake can also be observed. However, in the middle of the hBN flake, where the active devices are located, the hBN is uniform and mostly free of cracks (see Figure S3, Supporting Information). Thus, we expect the device performance is not much influenced by cracks or pinholes in hBN. In this work, several devices each containing 4, 8, and 12 nm hBN were fabricated by multiple sequenced hBN transfers.

#### 2.2. Electrical HET Characterization

**Figure 4** shows the two-terminal IV characteristics of the graphene/n-Ge B/C-diode. A good rectification with on-off ratios of  $5 \times 10^3$  ( $\pm 2 \times 10^3$ ) at  $\pm 5$  V could be realized. From IV–T characterizations, the Schottky barrier height  $q\varphi_{\rm BC}$  of this junction was determined to be 0.32 eV ( $\pm$  0.05 eV).<sup>[17]</sup> Note that this barrier height is much lower than the WSe<sub>2</sub>-based B/C barrier of 0.6 eV reported in Ref.<sup>[14>17]</sup> The forward current of the Gr/n-Ge diode is up to  $4 \times 10^3$  A cm<sup>-2</sup> and already reaches the measurement limit at large forward voltages.

The common-base output characteristics of the hot electron transistor with germanium, graphene, and one multilayer hBN (4 nm) E/B insulator are shown in **Figure 5**a). Thereby, the emitter voltage  $V_F$  is chosen as the parameter.

This device represents an average device whose parameters approximately resemble the mean values. As can be seen, the collector current  $I_{\rm C}$  strongly scales with the emitter voltage  $V_{\rm E}$ . Thereby, the collector current is highly saturated in a large  $V_{\rm CB}$  window. Note that  $I_{\rm C}$  shows some elevations for  $V_{\rm CB} < 0$  V and



**Figure 4.** IV characteristics of the base-collector Schottky diode representing the graphene/n-Ge junction.





Figure 5. a) Common-base output characteristics of the hBN/ Gr/ n-Ge hot electron transistor with the emitter voltage as a parameter. b) Emitter current, collector current, and gain of the hot electron transistor as a function of the emitter voltage.

large  $V_{\rm E}$ . Although not yet fully understood, we speculate that this can be attributed to automatic changes in the measurement range when the current changes from a high slope ( $V_{\rm CB} < 0$ ) to saturation with a low slope ( $V_{\rm CB} > 0$  V). It must be also noted that the emitter current  $I_{\rm E}$  already reaches the limit of our measurement setup (0.1 A) for  $V_{\rm CB} < 0$  V, which could again affect the quality of the  $I_{\rm C}$  measurement. We therefore decided to extract device parameters such as  $I_{\rm Cmax}$  or  $\alpha_{\rm max}$  (see **Table 1**) only in the saturation range at  $V_{\rm CB} = 5$  V, where both  $I_{\rm C}$  and  $I_{\rm E}$  are explicitly below the compliance limit.

In Figure 5b the individual device currents and gains are represented. It can be seen that the collector and emitter currents increase simultaneously with the emitter voltage. The common-base current gain  $\alpha$ , defined as the ratio of  $I_{\rm C}$  to  $I_{\rm E}$ , for this particular device, reaches values close to unity. Further, the commonemitter current gain  $\beta$  can be calculated according to  $\beta = \alpha/(1-\alpha)$ .

**Table 1.** Statistics of eight individual hBN–Gr–Ge HET devices for each hBN thickness with 4, 8, and 12 nm hBN respectively. Denoted are the average values (avg.) and ± deviations for the device parameters on-off ratio (V<sub>CB</sub> = 3 V), maximum common-base current gain  $\alpha_{max}$ , maximum common-emitter current gain  $\beta_{max}$ , and maximum current density  $I_{Cmax}$  (the latter three parameters evaluated each at V<sub>CB</sub> = 5 V).

		On–off	$\alpha_{\max}$	$\beta_{\max}$	I <sub>Cmax</sub>
		$V_{CB} = 3 V$	$(I_C/I_E)$	$\alpha/(1-\alpha)$	[A cm <sup>-2</sup> ]
HET 1 (4 nm hBN)	avg.	1088	0.73	3.27	589
	±	606	0.14	3.56	216
HET 2 (8 nm hBN)	avg.	1379	0.77	3.52	322
	±	827	0.06	1.35	108
HET 3 (12 nm hBN)	avg.	811	0.77	3.49	246
	±	323	0.16	1.93	156

Current gains  $\beta$  larger than unity are achieved for emitter voltages of more than 3 V. Thus, the hot electron device is also expected to show amplifying characteristics in the common-emitter configuration. Additional devices with two and three multilayer hBN sheets, corresponding to around 8 and 12 nm hBN thickness, were also fabricated and characterized (see Figures S4 and S5, Supporting Information). The most distinctive difference between the devices with thin hBN and thicker hBN is the decreasing maximum current density with increasing hBN thickness. This can best be observed by considering the statistics of all devices in Table 1. Regarding the on–off ratio,  $\alpha_{\rm max}$  , and  $\beta_{\rm max}$  the devices behave quite similarly. However, the maximum current density  $I_{\rm Cmax}$  ( $V_{\rm E}~=-10$  V,  $V_{\rm CB}~=5$  V) strongly increases with reduced hBN thicknesses due to an increased tunneling probability. A record current density of 800 A cm<sup>-2</sup> and a high  $\alpha_{max}$  of 0.87 was achieved for a 4 nm hBN champion device.

www.advelectronicmat.de

#### 2.3. Benchmarking of Different HET Devices

In **Table 2** selected HET devices from different reports and their performance parameters  $J_{\rm C}$  and  $\alpha_{\rm max}$  are compared.<sup>[7,8,14,18–23]</sup> The devices are ordered by the achieved output current density  $J_{\rm C}$ . Most of the HETs utilize a tunnel barrier at the emitter-base junction. Only devices number 4, 5, and 7 employ a thermionic E/B barrier. All devices covered in this summary use a monolayer thin base material, which in most cases is graphene (Gr). It can be seen, that the early devices (1, 2) suffered from low output current densities. This is due to a low-quality SiO<sub>2</sub> injection barrier and thick and high filtering barriers (e.g., 14 nm HfO<sub>2</sub>, 2 eV).

For the HET number 3 with a  $MoS_2$  base, a high current gain has been achieved but the high lateral  $MoS_2$  base resistance so far limited the output current density. Improved thermionic (e.g., GaN/AlGaN) and double-layer tunnel barriers (TmSiO/TiO<sub>2</sub>) were employed at the emitter-base junction for devices number 4–7 which resulted in much higher output current densities. However, a combination of high output current www.advancedsciencenews.com

#### www.advelectronicmat.de

**Table 2.** Benchmarking of various experimental HET devices with E as the emitter, barrier 1 as the tunnel or thermionic barrier, B as the base, barrier 2 as the filter barrier,  $J_c$  as the output current density,  $\alpha_{max}$  the maximum common-base current gain.

No.	Year	Year Structure				Jc	α <sub>max</sub>	Limitations	Reference
		E	Barrier 1	В	Barrier 2	[A cm <sup>-2</sup> ]			
1	2013	n-Si++	SiO <sub>2</sub>	Gr	HfO <sub>2</sub>	9 × 10 <sup>-8</sup>	0.048	low $\alpha_{max}$ , low $J_{C}$	[8]
2	2013	n-Si+	SiO <sub>2</sub>	Gr	Al <sub>2</sub> O <sub>3</sub>	2 × 10 <sup>-5</sup>	0.065	low $lpha_{\max},$ no current saturation	[7]
3	2015	n-Si++	SiO <sub>2</sub>	MoS <sub>2</sub>	HfO <sub>2</sub>	10 <sup>-4</sup>	0.95	low J <sub>C</sub> , no current saturation	[19]
4	2019	Al	SrTiO <sub>3</sub>	SrRuO <sub>3</sub>	Nb:SrTiO <sub>3</sub>	1	0.35	low $\alpha_{max}$	[21]
5	2019	GaN	AlGaN	Gr	$Al_2O_3$	1	0.15	low $\alpha_{max}$	[22]
6	2015	n-Si+	TmSiO/TiO <sub>2</sub>	Gr	Si	3	0.2	low $\alpha_{\max}$	[18]
7	2023	Ti	n-a-Si:H	Gr	n-Si	3	0.02	low $\alpha_{\max}$	[20]
8	2017	GaN	AIN	Gr	WSe <sub>2</sub>	50	0.75	no current saturation	[23]
9	2019	Gr	hBN (10 nm)	Gr	WSe <sub>2</sub>	400	0.99	low V <sub>CB</sub> window	[14]
this work	(	Ti	hBN (4 nm)	Gr	n-Ge	800	0.87		

density and high current gain was first achieved in 2017 with device number 8. This was realized by using an ultrathin AlN on a GaN emitter with the exploitation of a 2D electron gas (2-DEG) in the GaN side of the heterostructure. This in turn enables a very low emitter resistance. A further optimized device with increased  $J_{\rm C}$  and  $\alpha_{\rm max}$  has been reported in 2019 (HET number 9). In this case, the whole device was fabricated by stacking 2D materials on top of each other by exfoliation and transfer techniques. This allows for atomically sharp interfaces within the device which results in record high current densities and gains. However, even for these sophisticated devices number 8 and 9, limited current saturation and a small  $V_{CB}$  window remained to be issued. In this work, high  $\alpha_{\max}$  and record high  $J_{\rm C}$  have been achieved (see last row in Table 2) by our proposed structure showing a large  $V_{\mbox{\tiny CB}}$  operation window and current saturation.

#### 2.4. Discussion

Tunneling junctions at the emitter-base junction possess the advantage of quasi-monoenergetic electrons with a peak distribution near the  $E_{\rm E}$  of the emitter. It can be assumed, that the present device in this work favors direct tunneling through the E/B barrier for  $V_{\rm E} < \varphi_{\rm EB}/q < 4$  V. Figure 6 shows the energetic distribution of the calculated emitter-base tunneling current density through the 4 nm thick hBN E/B insulator. Details on the calculation can be found in the supporting information. The narrow quasi-monoenergetic distribution of the current around the  $E_{\rm F}$ of the emitter can be clearly seen. The current density increases with the emitter-base potential  $V_{\rm EB}$  and reaches values similar to the experimentally observed emitter currents (see Figure 5b). The transmission probability through the hBN E/B insulator is derived from the data and is between 0.05 % ( $qV_{\rm EB} = -1$  eV) and 1.1 % ( $qV_{\rm EB} = -4$  eV). For emitter voltages larger than the E/B barrier (here  $q\varphi_{\rm EB} = 4.0$  eV),<sup>[14]</sup> Fowler–Nordheim tunneling (FNT) through a reduced effective triangular barrier is expected to occur.<sup>[24]</sup> The FNT range is where our devices perform best in terms of current gain and output current. This means, that even the thinnest hBN of 4 nm is too thick to allow for efficient direct tunneling. The observed increase of the output current with decreasing hBN thickness in our devices can be easily explained by the tunneling probability T, which is inversely and exponentially proportional to the barrier height ( $\varphi$ ) and thickness (t)<sup>[23]</sup>:  $T \propto e^{\frac{1}{\varphi t}}$ . Another requirement for an ideally designed HET is an E/B barrier larger than the B/C barrier ( $q\varphi_{\rm EB} > q\varphi_{\rm BC}$ ) to prevent backscattering at the B/C interface. This is fulfilled for the present germanium-based HET with  $q\varphi_{\rm EB} = 4.0$  eV and  $q\varphi_{\rm BC} = 0.32$  eV.

In addition, the optimum base material must be thin enough to allow for ballistic vertical transport across the base. It should also possess a high conductivity to minimize the lateral sheet resistance and isolate the E/B and B/C barriers for good electro-



**Figure 6.** Energetic distribution of the calculated emitter-base tunneling current density  $I_{T}$  through 4 nm hBN with the parameter  $qV_{EB}$ .



static gate control. The choice of ultrathin 2D graphene with a high mobility as in the present device is a logical consequence. It is known that graphene constitutes a Schottky junction when in contact with semiconductors such as Ge<sup>[25]</sup> or Si. <sup>[26]</sup> The difference between a Gr/semiconductor versus a metal/semiconductor junction is the tunable Fermi energy level in graphene. This has consequences for the HET, such as a prevention of the output current saturation, since the collector-base voltage also generates an electric field at the E/B junction due to the poor isolation of the tunnel and filter barriers by graphene. This might be one reason for the limited I<sub>C</sub> saturation observed in Ref.<sup>[14]</sup> where a thin Gr-WSe<sub>2</sub> B/C barrier is used. In our device, the tunnel and filter barrier seem to be better isolated and the Gr/n-Ge junction exhibits high reverse blocking characteristics (avg. breakdown voltage 108  $\pm$  13 V)<sup>[17]</sup> leading to I<sub>C</sub> saturation. Furthermore, the B/C barrier of  $q\varphi_{\rm BC} = 0.32$  eV is high enough to prevent cold electron emission from the base to the collector, especially when considering the V<sub>BE</sub>-induced increase in the B/C barrier height. Our hBN-Gr-Ge HET is not only promising for future high-speed electronics but is also based on scalable fabrication schemes that facilitate the determination of  $f_T$  by means of conventional ground-signal-ground (GSG) contacts.<sup>[27]</sup> It can also be noted that graphene transfer is a routine process in 200 mm CMOS pilot lines for the fabrication of 2D-based electronic and optoelectronic devices.<sup>[28]</sup> Moreover, the devices show record output current densities which are saturated in a wide V<sub>CB</sub> window. Further improvements of the device parameters can be expected from, e.g., optimized doping of the n-Ge B/C semiconductor and improved passivation of the Ge surface. Also, lowering the E/B tunnel barrier height and reducing the barrier thickness is a viable approach to decreasing device threshold voltage and further improving device performance.

## 3. Conclusion

In conclusion, we have demonstrated a scalable fabrication of an hBN–Gr–Ge hot electron transistor (HET) using standard optical lithography and wet transfer approaches for 2D materials. Record high output current densities of 800 A cm<sup>-2</sup> were achieved in combination with large common-base current gains  $\alpha$  of 0.87. Thereby, J<sub>C</sub> is highly saturated in a wide V<sub>CB</sub> window. The improvements in the device parameters can be attributed to a reduced hBN thickness of only 4 nm and the utilization of a low energetic B/C barrier consisting of a thermionic Gr/n-Ge junction. These results can inspire further research on the investigation of vertical transport in devices that combine 2D layers with classic 3D bulk materials. Additional optimization strategies such as varying collector semiconductor doping level and/or surface passivation of n-Ge are envisioned to further improve the limits of this novel HET platform.

### 4. Experimental Section

Lightly n-doped germanium wafers with a resistivity of 1–25  $\Omega$ -cm are used as the substrate. The wafers were first cleaned in acetone with ultrasonic agitation. Then, a cleaning cycle of H<sub>2</sub>O<sub>2</sub> and 5% hydrofluoric acid (HF) was applied and repeated three times. In addition, a standard RCA-1 clean and HF treatment finalized the wafer preconditioning. A Ti/Ni contact was deposited by electron beam evaporation as the backside collector

metallization. Afterward, a 60 nm thick Al<sub>2</sub>O<sub>3</sub> layer was deposited on top of the Ge wafer by atomic layer deposition (ALD tool from FHR GmbH). Next, lithography step 1 (positive resist AZ4562, 7 µm thickness) was performed to define the  $50 \times 50 \,\mu\text{m}^2$  active area of the device. Therefore, the aluminum oxide was exposed locally by 5 % HF. In addition, lithography step 2 occurred to create the square-shaped Ti/Ni-base metallization of 10 and 90 nm, respectively. Next, commercially available graphene on copper with PMMA coating from Graphenea, Inc. was used to cover the base metallization, Al<sub>2</sub>O<sub>3</sub>, and the active area of the device. Therefore, a standard wet chemical transfer approach using ammonium persulfate etchant and PMMA removal in acetone was applied. Further, the large area transferred graphene was patterned by oxygen plasma in combination with lithography step 3. It is necessary to isolate the eight individual devices. In the next step, commercially available multilayer hexagonal boron nitride (hBN) on copper substrates from "graphene supermarket" was also transferred on top of graphene by a similar wet transfer approach as used for graphene. Thereby, eight individual devices with each one hBN transfer, two hBN transfers, and three hBN transfers were fabricated. Note that due to the wet transfer approach, a homogeneous coverage of hBN is possible even though there are steps of more than 100 nm present in the device structure. In the experience, this would be difficult with standard exfoliation and dry transfer techniques. Finally, lithography step 4 was performed to equip the hBN multilayers with a top metal emitter contact consisting of Ti/Ni again.

The structure of the devices was characterized by a high-resolution AFM from Oxford Instruments. The electrical characterization was performed using a Keithley SCS 4200 semiconductor analyzer connected to a vacuum probe station. The measurement limit of the three individual source measure units is limited to each 0.1 A.

# **Supporting Information**

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

Financial support by the German Research Foundation in the framework of the Priority Program SPP FFLexCom (No. BA 2009/6-2 and WE 3594/5-2) is gratefully acknowledged.

## **Conflict of Interest**

The authors declare no conflict of interest.

## **Data Availability Statement**

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## **Keywords**

graphene, high current density, high current gain, high frequency, hot electron transistor, saturated

Received: September 13, 2023 Revised: November 9, 2023 Published online:

#### **ADVANCED** SCIENCE NEWS

www.advancedsciencenews.com



#### www.advelectronicmat.de

- L. Yu, L. Hao, T. Meiqiong, H. Jiaoqi, L. Wei, D. Jinying, C. Xueping, F. Weiling, Z. Yang, RSC Adv. 2019, 9, 9354.
- [2] N. E. Alexander, B. Alderman, F. Allona, P. Frijlink, R. Gonzalo, M. Hägelen, A. Ibáñez, V. Krozer, M. L. Langford, E. Limiti, D. Platt, M. Schikora, H. Wang, M. A. Weber, in *Proc. SPIE*, SPIE, Washington DC 2014, 907802.
- [3] E.-Y. Chang, C.-I. Kuo, H.-T. Hsu, C.-Y. Chiang, Y. Miyamoto, Appl. Phys. Express 2013, 6, 034001.
- [4] I. Post, M. Akbar, G. Curello, S. Gannavaram, W. Hafez, U. Jalan, K. Komeyli, J. Lin, N. Lindert, J. Park, J. Rizk, G. Sacks, C. Tsai, D. Yeh, P. Bai, C.-H. Jan, presented at Int. Electron Devices Meeting San Francisco, CA, USA, **2006**.
- [5] J. Ajayan, D. Nirmal, Superlattices Microstruct. 2015, 86, 1.
- [6] M. Schroter, G. Wedel, B. Heinemann, C. Jungemann, J. Krause, P. Chevalier, A. Chantre, *IEEE Trans. Electron Devices* 2011, 58, 3687.
- [7] S. Vaziri, G. Lupina, C. Henkel, A. D. Smith, M. Östling, J. Dabrowski, G. Lippert, W. Mehr, M. C. Lemme, *Nano Lett.* **2013**, *13*, 1435.
- [8] C. Zeng, E. B. Song, M. Wang, S. Lee, C. M. Torres, J. Tang, B. H. Weiller, K. L. Wang, *Nano Lett.* **2013**, *13*, 2370.
- [9] C. Strobel, C. A. Chavarin, B. Leszczynska, S. Leszczynski, F. Winkler, S. Killge, S. Völkel, K. Richter, A. Hiess, M. Knaut, J. Reif, M. Albert, C. Wenger, J. W. Bartha, J. Appl. Phys. 2019, 125, 234501.
- [10] C. Alvarado Chavarin, C. Strobel, J. Kitzmann, A. Di Bartolomeo, M. Lukosius, M. Albert, J. Bartha, C. Wenger, *Materials* 2018, 11, 345.
- [11] B. D. Kong, C. Zeng, D. K. Gaskill, K. L. Wang, K. W. Kim, Appl. Phys. Lett. 2012, 101, 263112.
- [12] C. A. Mead, J. Appl. Phys. 1961, 32, 646.
- [13] A. H. Castro Neto, F. Guinea, N. M. R. Peres, K. S. Novoselov, A. K. Geim, *Rev. Mod. Phys.* **2009**, *81*, 109.
- [14] W. Liu, L. Li, H. Guo, A. Qadir, S. C. Bodepudi, K. Shehzad, W. Chen, Y.-H. Xie, X. Wang, B. Yu, Y. Xu, ACS Nano 2019, 13, 14191.

- [15] H. Yang, J. Heo, S. Park, H. J. Song, D. H. Seo, K.-E. Byun, P. Kim, I. Yoo, H.-J. Chung, K. Kim, *Science* **2012**, *336*, 1140.
- [16] C. Liu, X.-Q. Yang, W. Ma, X.-Z. Wang, H.-Y. Jiang, W.-C. Ren, D.-M. Sun, J. Mater. Sci. Technol. 2022, 104, 127.
- [17] C. Strobel, C. A. Chavarin, K. Richter, M. Knaut, J. Reif, S. Völkel, A. Jahn, M. Albert, C. Wenger, R. Kirchner, J. W. Bartha, T. Mikolajick, ACS Appl. Mater. Interfaces 2022, 14, 39249.
- [18] S. Vaziri, M. Belete, E. Dentoni Litta, A. D. Smith, G. Lupina, M. C. Lemme, M. Östling, *Nanoscale* 2015, *7*, 13096.
- [19] C. M. Torres, Y.-W. Lan, C. Zeng, J.-H. Chen, X. Kou, A. Navabi, J. Tang, M. Montazeri, J. R. Adleman, M. B. Lerner, Y.-L. Zhong, L.-J. Li, C.-D. Chen, K. L. Wang, *Nano Lett.* **2015**, *15*, 7905.
- [20] C. Strobel, C. A. Chavarin, S. Völkel, A. Jahn, A. Hiess, M. Knaut, M. Albert, C. Wenger, O. Steinke, U. Stephan, S. Röhlecke, T. Mikolajick, ACS Appl. Electron. Mater. 2023, 5, 1670.
- [21] B. S. Y. Kim, Y. Hikita, T. Yajima, H. Y. Hwang, Nat. Commun. 2019, 10, 5312.
- [22] F. Giannazzo, G. Greco, E. Schilirò, R. Lo Nigro, I. Deretzis, A. La Magna, F. Roccaforte, F. Iucolano, S. Ravesi, E. Frayssinet, A. Michon, Y. Cordier, ACS Appl. Electron. Mater. 2019, 1, 2342.
- [23] A. Zubair, A. Nourbakhsh, J.-Y. Hong, M. Qi, Y. Song, D. Jena, J. Kong, M. Dresselhaus, T. Palacios, *Nano Lett.* 2017, *17*, 3089.
- [24] F. Turker, S. Rajabpour, J. A. Robinson, APL Mater. 2021, 9, 081103.
- [25] K. E. Chang, C. Kim, T. J. Yoo, M. G. Kwon, S. Heo, S.-Y. Kim, Y. Hyun, J. I. Yoo, H. C. Ko, B. H. Lee, *Adv. Electron. Mater.* **2019**, *5*, 1800957.
- [26] C. Strobel, C. A. Chavarin, J. Kitzmann, G. Lupina, C. Wenger, M. Albert, J. W. Bartha, J. Appl. Phys. 2017, 121, 245302.
- [27] S. Park, S. H. Shin, M. N. Yogeesh, A. L. Lee, S. Rahimi, D. Akinwande, IEEE Electron Device Lett. 2016, 37, 512.
- [28] M. Lukosius, R. Lukose, M. Lisker, G. Luongo, M. Elviretti, A. Mai, C. Wenger, presented at 45th Jubilee International Convention on Information, Communication and Electronic Technology (MIPRO), Opatija, Croatia, 2022.