Regular Article - Mesoscopic and Nanoscale Systems



# Optimization of technology processes for enhanced CMOS-integrated 1T-1R RRAM device performance

Keerthi Dorai Swamy Reddy<sup>1,a</sup>  $\bigcirc$ , Eduardo Pérez<sup>1,2,b</sup>, Andrea Baroni<sup>1,c</sup>, Mamathamba Kalishettyhalli Mahadevaiah<sup>1,d</sup>, Steffen Marschmeyer<sup>1,e</sup>, Mirko Fraschke<sup>1,f</sup>, Marco Lisker<sup>1,g</sup>, Christian Wenger<sup>1,2,h</sup>, and Andreas Mai<sup>1,3,i</sup>

<sup>1</sup> IHP GmbH-Leibniz Institute for High Performance Microelectronics, Im TechnologiePark 25, 15236 Frankfurt (Oder), Brandenburg, Germany

<sup>2</sup> BTU Cottbus-Senftenberg, 01968 Cottbus, Brandenburg, Germany

<sup>3</sup> University of Applied Science Wildau, 15745 Wildau, Brandenburg, Germany

Received 31 May 2024 / Accepted 5 November 2024 © The Author(s) 2024

**Abstract.** Implementing artificial synapses that emulate the synaptic behavior observed in the brain is one of the most critical requirements for neuromorphic computing. Resistive random-access memories (RRAM) have been proposed as a candidate for artificial synaptic devices. For this applicability, RRAM device performance depends on the technology used to fabricate the metal-insulator-metal (MIM) stack and the technology chosen for the selector device. To analyze these dependencies, the integrated RRAM devices in a 4k-bit array are studied on a 200 mm wafer scale in this work. The RRAM devices are integrated into two different CMOS transistor technologies of IHP, namely 250 nm and 130 nm and the devices are compared in terms of their pristine state current. The devices in 130 nm technology have shown lower number of high pristine state current devices per die in comparison to the 250 nm technology. For the 130 nm technology, the forming voltage is reduced due to the decrease of HfO<sub>2</sub> dielectric thickness from 8 nm to 5 nm. Additionally, 5% Al-doped 4 nm HfO<sub>2</sub> dielectric displayed a similar reduction in forming voltage and a lower variation in the values. Finally, the multi-level switching between the dielectric layers in 250 nm and 130 nm technologies are compared, where 130 nm technology.

# 1 Introduction

The emergence of artificial intelligence and the Internet of Things has resulted in a drastic increase in the amount of data that needs to be handled by computers, which places specific constraints on computing and energy efficiency. The von Neumann architecture is efficient for linear and sequential data processing. However, this does not prove to be efficient for programs that are dependent on frequent access to memory [1]. The efficiency is limited because the processing unit is separated from the memory unit, resulting in the memory wall phenomenon, where data-intensive computations need frequent memory access, and this physical limitation increases the time taken to access data and, consequently, the power consumption [2,3]. To overcome this challenge, neuromorphic computing is proposed as a solution inspired by the working functionality of the human brain's low power consumption in handling vast amounts of data [4]. It involves replicating the parallel network architecture of neurons and synapses observed in the brain, with neurons being the computing elements and memory elements behaving as the synapses [5]. In this regard, synaptic plasticity is a substantial prerequisite that needs to be fulfilled by artificial synapses [6]. Other requisites include non-volatile memory storage, low operation voltage, endurance of up to  $10^{10}$  cycles, and high integration density [7–9].

Resistive random-access memory (RRAM) devices comply with most of the requirements mentioned for synaptic devices. Apart from the CMOS-compatible materials used for RRAM devices, their simple Metal-Insulator-Metal (MIM) structure makes them easier to integrate into CMOS technology, enabling a continuous scaling and increased device density [10]. Another requisite fulfilled by RRAM technology is its ability to

<sup>&</sup>lt;sup>a</sup>e-mail: dorai@ihp-microelectronics.com (corresponding author)

<sup>&</sup>lt;sup>b</sup>e-mail: perez@ihp-microelectronics.com

<sup>&</sup>lt;sup>c</sup>e-mail: baroni@iĥp-microelectronics.com

<sup>&</sup>lt;sup>d</sup>e-mail: kalishettyhalli@ihp-microelectronics.com

<sup>&</sup>lt;sup>e</sup>e-mail: marschmeyer@ihp-microelectronics.com

<sup>&</sup>lt;sup>f</sup>e-mail: fraschke@ihp-microelectronics.com

<sup>&</sup>lt;sup>g</sup>e-mail: lisker@ihp-microelectronics.com

 $<sup>{}^{\</sup>rm h}{\rm e}{\rm -mail: wenger@ihp-microelectronics.com}$ 

<sup>&</sup>lt;sup>i</sup>e-mail: mai@ihp-microelectronics.com

store multiple bits in a single RRAM cell, enabling the required synaptic plasticity [11, 12]. Due to these inherent advantages, RRAM technology has garnered attention in various computing applications such as artificial neural networks, scientific computing, and image processing [13]. Commercial foundries such as TSMC that offer RRAM in their technology platforms for automotive applications further emphasize the growing interest in implementing RRAM at an industrial scale [14].

To realize an array of memristive devices for neuromorphic computing applications, it is essential that each cell can be individually selected and be unaffected by the sneak path currents. Hence, a transistor is connected in series to each cell to prevent the sneak path current and have the most negligible effect on the operation of the device [15]. Choosing the right transistor technology is essential for RRAM-related computing applications since the transistor also acts as a selector device and sets the limits of write current through the device. The dimensions of the transistor technology chosen also determine the 1T-1R device dimensions and, finally, the maximum achievable area of the array [16,17]. Within the MIM stack, the device properties, such as operation voltage range, reliability, endurance, multi-level switching, device-to-device variations, memory window, etc., are influenced by the choice of the metal electrodes and the dielectric layer [18-20].

This study investigates the RRAM device performance dependence on the transistor technology chosen and the influence of the dielectric layer's thickness and doping. The obtained device performance characteristics are essential for its application as synaptic devices in neuromorphic computing. The fabrication of the RRAM devices in the corresponding CMOS technology and the parameters of electrical characterization are detailed in Sect. 2. Section 3 discusses the performance results comparing the two of IHP's CMOS technologies, 250 nm and 130 nm, based on the pristine state currents of the devices, forming voltages and multi-level switching capabilities. This section also briefly mentions the fabrication steps modified to obtain improved characteristics of MIM stack in the memristor device. Section 4 summarizes the results of this study.

# 2 Methods

# 2.1 Fabrication

The RRAM devices utilized in this study are integrated into a 4k-bit memory array. These devices are fabricated according to the 250 nm and 130 nm technologies of the IHP's CMOS fabrication line. Each RRAM device in the array consists of a NMOS transistor (1T) whose drain contact is connected in series to a MIM (1R) structure. The dimensions of the transistor are L = 240 nm and W = 1,140 nm for 250 nm technology and L = 130 nm and W = 1000 nm for 130 nm technology. The MIM structure is integrated between the Metal 2 and Metal 3 levels, consisting of TiN/dielectric



**Fig. 1** Cross-sectional TEM images of 1T-1R devices along with magnified images of MIM stack in 250 nm technology (above) and in 130 nm technology (below)

laver/Ti/TiN stack. The bottom and top metal (TiN) electrodes are 150 nm thick and were deposited by magnetron sputtering. A 7 nm thick titanium (Ti) layer acting as a scavenging layer was deposited above the dielectric using magnetron sputtering. The dielectric layers studied here are HfO<sub>2</sub> and aluminum-doped HfO<sub>2</sub> (Al: $HfO_2$ ). The thickness of the dielectric layer varied among 8 nm, 6 nm, and 5 nm, whereas the aluminum doping percentages varied among 5% and 10%. All dielectric layers were deposited using atomic layer deposition (ALD) at 300 °C. Hafnium tetrachloride  $(HfCl_4)$ , and water  $(H_2O)$  were used as the precursors to deposit HfO<sub>2</sub>. Aluminum doping of the HfO<sub>2</sub> lavers was achieved by pulsing trimethylaluminum (TMA) at specific intervals during the HfO<sub>2</sub> deposition process. Cross-sectional TEM images of 1T-1R devices in 250 nm and 130 nm technologies are shown in Fig. 1.

#### 2.2 Electrical characterization

The 4k-bit memory arrays were measured on 200 mm wafers. A schematic representation of the 1T-1R cell indicating the respective source line (SL), word line (WL), and bit line (BL) terminals is shown in Fig. 2. The wafers consisting of 8 nm HfO<sub>2</sub> and 6 nm Al:HfO<sub>2</sub> 10% of Al as the dielectric layer had 61 dies each. The



Fig. 2 Schematic representation of a 1T-1R cell integrated into the 4k-bit array

wafers consisting of 5 nm  $HfO_2$  and 4 nm  $Al:HfO_2$  5% of Al as the dielectric layer, fabricated in 130 nm technology had 91 dies each.

Initially, the pristine state current of the MIM devices in each die was measured by performing a read-out operation at 0.2 V. The forming, reset and set operations were performed using the Incremental Step Pulse with Verify Algorithm (ISPVA), which has been shown to reduce device-to-device variability and obtain reliable multi-level switching [21]. The algorithm consists of a sequence of input voltage pulses in increasing amplitude for a constant predefined time duration defined as pulse width (PW). The input voltage pulses are applied until the threshold current (TC) is reached or if the specified maximum input voltage is reached. After each step of incremental input voltage, a read-out operation is performed at 0.2 V. The voltage applied at the WL terminal defines the current compliance. The combination of WL voltage and TC defines the resistance state programmed. A schematic of the ISPVA algorithm is shown in Fig. 3. The sequence of voltage pulses is applied at the BL terminal for forming and set operations. In contrast, it is applied at the SL terminal for the reset operation. The measurement conditions used for each operation are summarized sequentially in Table 1 for 250 nm technology and Table 2 for 130 nm technology. The tables describe the input voltage applied at SL, WL, and BL terminals as well as the TC and PW values during each measurement operation.

The usage of compact models that can accurately predict the behavior of device switching characteristics obtained from the electrical characterization is significant for their implementation in the process design kits for fabrication purposes. The device models used to simulate the device characteristics are explained in detail for 250 nm technology in [22] and for 130 nm technology in [23].



Fig. 3 Schematic of the ISPVA algorithm

### 3 Results and discussion

# 3.1 Dependence of RRAM device performance on the fabrication technology

The pristine state current of the RRAM devices was the initial parameter chosen to compare the difference between the two RRAM technologies. This is an important parameter for assessing the device performance since the current in the pristine state determines both the number of leaky devices and the forming voltages of the device [24]. It has been observed that high pristine state currents lead to low breakdown voltages in MIM devices [25]. The pristine state currents above 1  $\mu$  A is considered as leaky. The percentage of leaky devices is calculated for each die, and a wafer map is created, indicating the percentage of the leaky devices.

Figure 4 depicts the wafer maps representing the percentage of leaky devices in 250 nm technology and 130 nm technology with 8 nm  $HfO_2$  as the dielectric laver. It can be observed that there is a strong reduction of the number of leaky devices in 130 nm technology compared to 250 nm technology. Out of 61 dies, 30 show more than 20% of leaky devices per die in 250nm technology; in contrast, all dies in 130 nm technology have below 20% of leaky devices per die. Figure 5 shows similar wafer maps for 6 nm Al:HfO<sub>2</sub> 10% of Al as the dielectric layer. In this case too, there is a similar trend of great improvement in terms of leaky devices in 130 nm technology compared to 250 nm technology, as observed for  $8 \text{ nm HfO}_2$ . These results indicate that irrespective of the dielectric layer chosen, the percentage of leaky devices per die is significantly lower in 130 nm technology. Therefore, the use of the 130 nm technology to integrate the RRAM devices is a significant improvement compared to 250 nm technology. Besides the reduced number of leaky devices, the shorter transistor gate length also provides an additional advantage of reduced device area footprint, an essential requirement for hardware-level applications.

After the pristine state current measurement, the forming operation was performed on the devices that

181 Page 4 of 9

Operation	SL(V)	WL(V)	BL (V)	$PW (\mu s)$	TC (μ A)
Pristine state current	0	1.7	0.2	1	_
Forming	0	1.6	$2.0-5.0 \ (\Delta V = 0.01)$	10	40
Reset	$0.2-3.5 \ (\Delta V = 0.1)$	2.7	0	1	5
Set LRS1	0	1.2	$0.2-3.5 \ (\Delta V = 0.1)$	1	20
Set LRS2	0	1.4	$0.2-3.5~(\Delta V = 0.1)$	1	30
Set LRS3	0	1.6	$0.2-3.5~(\Delta V = 0.1)$	1	40

Table 1 Measurement conditions used for characterizing devices in 250 nm technology

 Table 2
 Measurement conditions used for characterizing devices in 130 nm technology

Operation	SL(V)	WL(V)	BL $(V)$	$\mathrm{PW}~(\mu~s)$	TC $(\mu A)$
Pristine state current	0	1.35	0.2	1	_
Forming	0	1.35	$2.0-3.5 \ (\Delta V = 0.01)$	10	60
Reset	$0.5-2.0 \ (\Delta V = 0.1)$	2.3	0	1	5
Set LRS1	0	0.7	$0.5-2.0 \ (\Delta V = 0.1)$	1	10
Set LRS2	0	0.8	$0.5-2.0~(\Delta V = 0.1)$	1	20
Set LRS3	0	0.85	$0.5-2.0~(\Delta V = 0.1)$	1	30
Set LRS4	0	0.95	$0.5-2.0~(\Delta V = 0.1)$	1	40
Set LRS5	0	1.05	$0.5-2.0~(\Delta V = 0.1)$	1	50
Set LRS6	0	1.25	$0.5-2.0~(\Delta V = 0.1)$	1	60

were non-leaky. Forming is the most crucial step since it defines the formation of the conductive filaments for the first time in a device. These filaments are broken and formed again using reset and set operations by switching the device into a High Resistance State (HRS) and Low Resistance State (LRS) respectively [26,27]. Figure 6 shows the cumulative distribution functions (CDFs) of the forming voltages for the dielectric layers used in 250 nm and in 130 nm technology (none of the devices formed for 6 nm  $Al:HfO_2$  10% of Al in 130 nm technology). The two types of dielectric layers in 250 nm technology (8 nm  $HfO_2$  and 6 nm  $Al:HfO_2$  10% of Al) show similar behavior where the forming voltages of the devices are distributed between 2.7 V and 5.0 V in an approximately linear trend. Although the forming voltage distribution is similarly varied for  $8 \text{ nm HfO}_2$  in 130 nm technology, namely, between 3.1 V - 5.0 V, the CDF trend is much steeper, indicating lower dispersion of the forming voltage values for at least 80% of the devices within the range of 3.1 V - 4.0 V.

Once the forming operation of the devices was complete, the first reset and set operations were performed to segregate the devices that did not switch back to the HRS. Yield was calculated as a percentage of the devices that switched to the LRS during the first set cycle out of all the successfully formed devices during the forming operation. Table 3 shows the yield of devices in both technologies, indicating that the better choice for the 8 nm HfO<sub>2</sub> dielectric layer is the 130 nm technology.

Apart from the possible effect of changing the transistor when changing the technology, the approach used to fabricate MIM also plays a significant role for improved RRAM device performance, as studied in [25]. One of the standard approaches to fabricating the MIM stack once the layers of the stack are deposited was to pattern the top electrode and subsequent resist removal and dry etch steps to pattern the dielectric layer. Followed by the deposition of the  $Si_x N_y O_z$  encapsulation layer, patterning and etch steps are followed to obtain a fully patterned MIM stack. This approach was modified by accommodating the spacers for the sidewalls of the top electrode before etching the dielectric layer. A schematic of the two types of fabrication approaches is shown in Fig. 7. MIM devices fabricated using the spacer and encapsulation approach have lower pristine state currents than devices fabricated with only an encapsulation layer. They also tend to have lower variations in forming voltages, set voltages and higher memory windows after cycling. This improvement in device characteristics is attributed to the reduced oxidation (prevented formation of the Ti-containing polymers) on the side walls of the top electrode, thus causing lower pristine state currents in MIM devices [25].

#### 3.2 Optimization of the dielectric layer

According to the results in Fig. 6, the voltages for the forming operation in  $HfO_2$  (8 nm) are beyond the specified voltage values for 130 nm technology. The forming voltage values are even higher according to the yield obtained in Al: $HfO_2$  in 130 nm technology. Therefore, the recipes of the dielectric had to be optimized. Figure 8 shows the wafer maps of the percentage of leaky devices in each die for 5 nm  $HfO_2$  and 4 nm Al: $HfO_2$  5% of Al dielectric layers in 130 nm technology. The wafer maps for 8 nm  $HfO_2$  and 6 nm Al: $HfO_2$  10% of Al in 130 nm technology are shown in Figs. 4 and 5, respectively. In line with the wafer maps of leaky devices per die observed in 130 nm technology, here, the percentage



Fig. 4 Wafer maps representing the percentage of leaky devices in each die for the wafers consisting of 8 nm  $HfO_2$  as the dielectric layer in 250 nm technology (above) and in 130 nm technology (below)

of leaky devices is also below 20% in each die for both variants of the dielectric layer.

The CDFs of forming voltages for the three different dielectric layers in 130 nm technology are shown in Fig. 6. It is distinctly observed that the forming voltage distribution of 8 nm HfO<sub>2</sub> is higher than the thinner dielectric layers. This is because the average forming voltage decreases due to the reduction in dielectric breakdown strength as the dielectric layer thickness decreases [28]. Although the CDFs of forming voltage are similar between 5 nm HfO<sub>2</sub> and 4 nm Al:HfO<sub>2</sub> 5% of Al, the trend is steeper for the latter, indicating lower variability. The forming voltage distribution reaching up to 5.0 V compromises the performance of the 130 nm NMOS, which is related to the decision to reduce

250 nm technology							
		0.00	100.00	93.75			- 100%
	100.00	100.00	100.00	95.26	100.00		
	100.00	97.66	6.45	9.55	55.93		- 80%
1.54	100.00 43	71.44	76.93	3.69	21.48	100.00 48	
100.00 41	73.12	2.95	2.91 38	7.40 37	2.93 36	100.00 35	- 60%
87.70 28	67.97	3.71	3.30	4.03	14.67 33	96.31 34	
38.35 27	14.26	3.76	3.15 24	3.22	3.47	21.48	- 40%
<b>75.00</b>	67.26	3.12	3.15 17	2.76	23.00	37.16 20	
	46.88	12.89	3.15	2.98	5.42 ₃		- 20%
	50.00	6.98 5	2.64 6	100.00	100.00 8		
		100.00 3	100.00 2	100.00			- 0%
		400					
		130 n	ım tech	nology	,		- 100%
		130 n 5.69	6.20	nology 6.35	,		- 100%
	5.71 54	130 n 5.69 5.96	6.20 6.20 5.32	6.35 96.88 57	5.76		- 100%
	5.71 6.40	130 n 5.69 5.96 5.96 55 5.25	6.20 6.20 5.32 5.88 51	6.35 96.88 95.88 50	5.76 5.93		- 100%
5.81	5.71 54 6.40 53 6.01 43	130 n 5.69 5.96 6.35 20 5.91	6.20 6.20 5.32 55 5.88 51 5.86	6.35 96.88 57 5.88 50 5.32	5.76 58 5.93 49 6.20 47	6.18 48	- 100%
5.81 42 5.91	5.71 6.40 53 6.01 43 5.81	<b>130 n</b> 5.69 5.96 6.35 5.91 4. 5.83	6.20 5.32 5.88 5.86 5.54	5.32 5.71	5.76 59 5.93 49 6.20 47 5.47 36	6.18 40 5.83	- 100% - 80% - 60%
5.81 5.91 41 5.76 28	5.71 6.40 6.01 5.81 6.35 29	<b>130 n</b> 5.69 5.96 6.35 5.91 3.5.83 3.9 6.20	6.20 5.32 5.88 5.86 3.5.54 3.5.83	59 59 50 50 50 50 50 50 50 50 50 50 50 50 50	5.76 5.93 49 6.20 47 5.47 5.66 33	6.18 5.83 35 6.37	- 100% - 80% - 60%
5.81 42 5.91 41 28 27 96.88 27	5.71 5.6.40 5.81 40 5.81 6.35 29 5.32 26	130 n 5.69 5.96 5.96 5.91 5.83 30 5.83 30 5.91 5.83 30 5.96	6.20 5.32 5.88 5.86 3.5.84 3.5.83 3.5.83 3.5.81 3.5.83	6.35 96.88 57 5.88 50 5.32 6.71 37 6.03 22 6.40	5.76 5.93 40 6.20 47 5.66 33 6.35 22	6.18 35 5.83 34 5.69 21	- 100% - 80% - 60% - 40%
5.81 5.91 41 5.76 28 96.88 27 5.91	5.71 6.40 5.6.01 4.0 5.81 6.35 26 5.32 5.83 15	<b>130</b> n	6.20 5.32 5.88 5.88 5.54 5.54 5.54 5.71 5.71	6.35 96.88 95.88 55.32 5.71 37 6.03 32 6.18 18	5.76 59 5.93 6.20 7 5.47 5.47 5.66 22 5.83	48 5.83 5.83 6.37 34 5.69 21 5.88	- 100% - 80% - 60% - 40%
5.81 5.91 41 5.76 28 96.88 27 5.91 14	5.71 5.6.40 43 40 5.81 40 5.81 5.32 5.83 5.83 5.83 5.83	<b>130 n</b> 5.69 5.96 6.35 5.91 3.5.83 6.20 5.96 5.92 5.92 5.92 5.93 1.5.92 5.93 1.5.92 1.5.93 1.5.93 1.5.95 1.5	1m tech 6.20 5.32 5.88 5.88 3.5.54 3.5.54 3.5.71 5.71 5.71 5.88	59 59 59 50 50 50 50 50 50 50 50 50 50 50 50 50	5.76 59 5.93 49 6.20 47 5.47 35 5.66 33 5.66 33 5.83 9 5.93 9	6.18 48 5.83 6.37 34 5.69 21 5.88 20	- 100% - 80% - 60% - 40% - 20%
5.81 42 5.91 41 5.76 28 96.88 27 5.91 14	5.71 5.6.40 5.81 6.35 29 5.82 5.83 5.66 13 6.37	130 n 5.69 5.96 5.91 3.5.91 3.5.91 5.83 5.96 5.32 5.81 5.88 5.88	6.20 6.20 5.32 5.88 3.5.86 3.5.54 3.5.71 5.71 5.71 5.88 6.5.47	50 50 50 50 50 50 50 50 50 50 50 50 50 5	5.76 5.93 40 6.20 47 5.47 5.66 33 6.35 22 5.83 5.54 8	6.18 35 5.83 6.37 34 5.69 21 5.88 20	- 100% - 80% - 60% - 40% - 20%

Fig. 5 Wafer maps representing the percentage of leaky devices in each die for the wafers consisting of 6 nm Al:HfO<sub>2</sub> 10% of Al as the dielectric layer in 250 nm technology (above) and in 130 nm technology (below)

the thicknesses in both recipes (HfO<sub>2</sub> and Al:HfO<sub>2</sub>). Table 4 summarizes the yield calculated for the various dielectric layers in 130 nm technology. An outstanding yield of 99% is achieved by reducing the HfO<sub>2</sub> thickness and doping the layer with 5% aluminum.

#### 3.3 Multi-level switching

Multi-level switching is a prominent advantage for RRAM application as a synaptic device since synaptic plasticity is achieved due to this phenomenon [6]. Hence, assessing the number of conductance levels achievable in a device is essential. The multi-level switching in RRAM devices was studied using the parameters specified in Tables 1 and 2 for 250 nm and



Fig. 6 CDFs of forming voltages in 250 nm and 130 nm technologies  $% \left( {{{\bf{F}}_{\rm{B}}}} \right)$ 

Table 3 Yield comparison for 250 nm and 130 nm technologies



Fig. 7 Schematic of MIM device without encapsulation (left) and with spacer and encapsulation (right)

130 nm technologies, respectively. The read-out currents for the devices are measured after switching (AS) to respective conductance levels and after the end of algorithm (EA). Figure 9 shows the CDFs of read-out currents from devices in 250 nm technology for 8 nm  $HfO_2$  and 6 nm Al: $HfO_2$  10% of Al. Four conductance levels are achieved: HRS, LRS1, LRS2, and LRS3 in the case of both the dielectric layers. The transition to each level is possible due to the interdependence of conductive filament size on the compliance current [29]. There is just a small overlap of conductance levels for both types of dielectric layers. However, the overlap is much more pronounced in the case of the HRS level. A drastic improvement in the number of conductance levels is achieved by transitioning to 130 nm technol-



Fig. 8 Wafer maps representing the percentage of leaky devices in each die for the wafers consisting of 5 nm  $HfO_2$  (above) and 4 nm Al: $HfO_2$  5% of Al as the dielectric layers in 130 nm technology

ogy, as shown in Fig. 10. Seven conductance levels are obtained for both dielectric layers (5 nm HfO<sub>2</sub> and 4 nm Al:HfO<sub>2</sub> 5% of Al) with much less overlap in conductance levels compared to 250 nm technology. The HRS level seems much closer to ideal behavior in the case of 4 nm Al:HfO<sub>2</sub> 5% of Al, which could be attributed to the fact that the conductive filaments formed due to oxygen vacancies are better controlled in the presence of dopants in the layer [30].

# 4 Conclusion

This study focused on studying the effect of the technology on RRAM device performance based on the param-

**Table 4**Summary of yield for dielectric layer variants in130 nm technology

Dielectric layer	Yield		
8 nm HfO <sub>2</sub>	84%		
6 nm Al:HfO <sub>2</sub> 10% Al	No devices formed		
5 nm HfO <sub>2</sub>	94%		
4 nm Al:HfO <sub>2</sub> 5% Al	99%		



**Fig. 9** CDFs of read-out currents measured after switching transition (AS) and at the end of the ISPVA algorithm (EA) for devices in 250 nm technology



**Fig. 10** CDFs of read-out currents measured after switching transition (AS) and at the end of the ISPVA algorithm (EA) for devices in 130 nm technology

eters of pristine state currents, forming voltages, yield and the ability to obtain multiple levels of switching, which are considered to be imperative for its application as synaptic devices. The 4k bit array devices used in this study were fabricated in 250 nm and 130 nm technologies. The technologies were compared using two different dielectric layers (8 nm HfO<sub>2</sub> and 6 nm Al:HfO<sub>2</sub> 10% of Al) by assessing the pristine state currents of devices in each die. The 130 nm technology proved to be the better technology due to the lower percentage of leaky devices observed per die compared to 250 nm. The observation was similar, irrespective of the dielectric layers used in MIM. The forming voltage of the devices confirms the observation of 130 nm technology being better since devices in 130 nm had a steeper distribution in CDFs compared to devices in 250 nm technology. The number of devices that could switch to reset and set state after the forming step increased by 26% for 130 nm technology when compared to 250 nm technology. Further, by comparing four different dielectric layers in 130 nm technology (8 nm  $HfO_2$ , 6 nm

Al:HfO<sub>2</sub> 10% of Al, 5 nm HfO<sub>2</sub>, and 4 nm Al:HfO<sub>2</sub> 5% of Al), it was seen that the forming voltage of the devices decreased when the thickness of the dielectric is reduced due to the reduction in dielectric breakdown strength easing the process of filament formation. Doping the HfO<sub>2</sub> dielectric with aluminum reduced the variation of forming voltage among the devices, and the CDF distribution was steeper than 5 nm HfO<sub>2</sub>. Finally, multi-level switching between the technologies was studied. The 130 nm technology is advantageous since seven conductance levels were observed compared to four in 250 nm. Among the dielectric variants in 130 nm technology, the 4 nm Al:HfO<sub>2</sub> 5% of Al performs better in the HRS state than 5 nm HfO<sub>2</sub> due to its steeper CDF distribution.

Acknowledgements The authors would like to thank the support of the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) under the ProjectID 434434223-SFB 1461, the Federal Ministry of Education and Research of Germany under the Grant 16ME0092 and the Grant 16ME0831.

# Author contributions

Conceptualization: CW, EP and KDSR; electrical characterization: EP and AB; fabrication of devices: SM, MF, MKM, ML and KDSR; data visualization: KDSR; writing-original draft: KDSR; writing-review and editing: KDSR, EP, CW, MKM and AM; supervision: EP, CW, and AM.

**Funding** This work was funded by the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) under ProjectID 434434223, and the Federal Ministry of Education and Research of Germany under the Grants 16ME0092 and 16ME0831.

**Data Availability Statement** The data supporting this study will be made available upon reasonable request from the corresponding author.

Code Availability Statement Not applicable.

#### Declarations

**Conflict of interest** The authors have no relevant financial or non-financial interests to disclose.

Ethics approval and consent to participate Not applicable.

Materials availability Not applicable.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were

made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.

# References

- T.N. Theis, H.-S.P. Wong, The end of Moore's law: A new beginning for information technology. Comput. Sci. Eng 19(2), 41–50 (2017). https://doi.org/10.1109/ MCSE.2017.29
- H. Amrouch, N. Du, A. Gebregiorgis, S. Hamdioui, I. Polian, Towards Reliable In-Memory Computing:From Emerging Devices to Post-von-Neumann Architectures. In: 2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1–6 (2021). https://doi.org/10.1109/VLSI-SoC53125.2021. 9606966
- G. Santoro, G. Turvani, M. Graziano, New logic-inmemory paradigms: an architectural and technological perspective. Micromachines 10, 6 (2019). https://doi. org/10.3390/mi10060368
- D. Liu, H. Yu, Y. Chai, Low-power computing with neuromorphic engineering. Adv. Intell. Syst. 3(2), 2000150 (2021). https://doi.org/10.1002/aisy.202000150
- G.W. Burr, R.M. Shelby, A. Sebastian, S. Kim, S. Kim, S. Sidler, K. Virwani, M. Ishii, P. Narayanan, A. Fumarola, L.L. Sanches, I. Boybat, M.L. Gallo, K. Moon, J. Woo, H. Hwang, Y. Leblebici, Neuromorphic computing using non-volatile memory. Adv. Phys.: X 2(1), 89–124 (2017). https://doi.org/10.1080/23746149. 2016.1259585
- I. Boybat, M. Le Gallo, S.R. Nandakumar, T. Moraitis, T. Parnell, T. Tuma, B. Rajendran, Y. Leblebici, A. Sebastian, E. Eleftheriou, Neuromorphic computing with multi-memristive synapses. Nat. Commun. 9, 1 (2018). https://doi.org/10.1038/s41467-018-04933-y
- 7. J. Park, Neuromorphic Computing using emerging synaptic devices: A retrospective summary and an outlook. Electronics 9, 9 (2020). https://doi.org/10.3390/electronics9091414
- W. Zhang, B. Gao, J. Tang, P. Yao, S. Yu, M.-F. Chang, H.-J. Yoo, H. Qian, H. Wu, Neuro-inspired computing chips. Nat. Electron. 3, 7 (2020). https://doi.org/10. 1038/s41928-020-0435-7
- J.H. Yoon, Y.-W. Song, W. Ham, J.-M. Park, J.-Y. Kwon, A review on device requirements of resistive random access memory (RRAM)-based neuromorphic computing. APL Mater. 11(9), 090701 (2023). https://doi. org/10.1063/5.0149393
- D. Ielmini, Resistive switching memories based on metal oxides: mechanisms, reliability and scaling. Semicond. Sci. Tech. **31**(6), 063002 (2016). https://doi.org/10. 1088/0268-1242/31/6/063002
- 11. Y. Li, Z. Wang, R. Midya, Q. Xia, J.J. Yang, Review of memristor devices in neuromorphic computing: materials sciences and device challenges. J. Phys. D Appl.

Phys.  ${\bf 51}(50),\ 503002$  (2018). https://doi.org/10.1088/ 1361-6463/aade<br/>3f

- F. Zahoor, T.Z. Azni Zulkifli, F.A. Khanday, Resistive random access memory (RRAM): an overview of materials, switching mechanism, performance, multilevel cell (MLC) storage, modeling, and applications. Nanoscale Res. Lett. 15, 1 (2020). https://doi.org/10.1186/s11671-020-03299-9
- H. Bao, H. Zhou, J. Li, H. Pei, J. Tian, L. Yang, S. Ren, S. Tong, Y. Li, Y. He, J. Chen, Y. Cai, H. Wu, Q. Liu, Q. Wan, X. Miao, Toward memristive inmemory computing: principles and applications. Front. Optoelectron. 15, 23 (2022). https://doi.org/10.1007/ s12200-022-00025-4
- 14. Infineon and TSMC  $_{\mathrm{to}}$ introduce RRAM  $AURIX^{TM}TC4x$ technology for automotive product family (Accessed 02October 2024)https://www.infineon.com/cms/en/aboutdoi: infineon/press/market-news/2022/INFATV202211-031.html
- J. Woo, S. Yu, Impact of selector devices in analog RRAM-based crossbar arrays for inference and training of neuromorphic system. IEEE T. VLSI Syst. 27(9), 2205–2212 (2019). https://doi.org/10.1109/ TVLSI.2019.2917764
- B. Hajri, H. Aziza, M.M. Mansour, A. Chehab, Rram device models: A comparative analysis with experimental validation. IEEE Access 7, 168963–168980 (2019). https://doi.org/10.1109/ACCESS.2019.2954753
- S. Yu, W. Shim, X. Peng, Y. Luo, Rram for computein-memory: From inference to training. IEEE T Circ.-I 68, 2753–2765 (2021)
- T.-C. Chang, K.-C. Chang, T.-M. Tsai, T.-J. Chu, S.M. Sze, Resistance random access memory. Mater. Today 19(5), 254–264 (2016). https://doi.org/10.1016/ j.mattod.2015.11.009
- S. Park, S. Klett, T. Ivanov, A. Knauer, J. Doell, M. Ziegler, Engineering method for tailoring electrical characteristics in tin/tiox/hfox/au Bi-layer oxide memristive devices. Front. Nanotechnol. 3, 2 (2021). https://doi.org/10.3389/fnano.2021.670762
- V. Milo, C. Zambelli, P. Olivo, E.K. Pérez, M. Mahadevaiah, O. Ossorio, C. Wenger, D. Ielmini, Multilevel HfO2-based RRAM devices for low-power neuromorphic networks. APL Mater. 7(8), 081120 (2019). https://doi. org/10.1063/1.5108650
- E. Pérez, C. Zambelli, M.K. Mahadevaiah, P. Olivo, C. Wenger, Toward reliable multi-level operation in RRAM arrays: improving post-algorithm stability and assessing endurance/data retention. IEEE J. Electron Devi. 7, 740–747 (2019). https://doi.org/10.1109/JEDS.2019. 2931769
- A. Grossi, E. Perez, C. Zambelli, P. Olivo, E. Miranda, R. Roelofs, J. Woodruff, P. Raisanen, W. Li, M. Givens, I. Costina, M.A. Schubert, C. Wenger, Impact of the precursor chemistry and process conditions on the cellto-cell variability in 1t-1r based hfo2 rram devices. Sci. Rep. 8, 11160 (2018). https://doi.org/10.1038/ s41598-018-29548-7

- Pérez-Bosch Quesada, E., Romero-Zaliz, R., Pérez, E., Kalishettyhalli Mahadevaiah, M., Reuben, J., Schubert, M.A., Jiménez-Molinos, F., Roldán, J.B., Wenger, C.: Toward reliable compact modeling of multilevel 1t-1r rram devices for neuromorphic systems. Electronics 10(6) (2021) https://doi.org/10.3390/ electronics10060645
- 24. K.G. Young-Fisher, G. Bersuker, B. Butcher, A. Padovani, L. Larcher, D. Veksler, D.C. Gilmer, Leak-age current-forming voltage relation and oxygen getter-ing in HfOx RRAM devices. IEEE Electr. Device L. 34(6), 750–752 (2013). https://doi.org/10.1109/LED. 2013.2256101
- 25. M.K. Mahadevaiah, M. Lisker, M. Fraschke, S. Marschmeyer, D. Schmidt, C. Wenger, E. Perez, A. Mai, (Invited) Optimized HfO2-based MIM module fabrication for emerging memory applications. ECS Trans. 92(4), 211 (2019). https://doi.org/10.1149/09204.0211ecst
- 26. G. Bersuker, B. Butcher, D. Gilmer, P. Kirsch, L. Larcher, A. Padovani. Connecting rram performance to the properties of the hafnia-based dielectrics. In: 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC), pp. 163–165 (2013). doi: https://doi.org/10.1109/ESSDERC.2013.6818844
- 27. E. Pérez, A. Grossi, C. Zambelli, M.K. Mahadevaiah, P. Olivo, C. Wenger. Temperature impact and programming algorithm for rram based memories. In: 2018 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP), pp. 1–3 (2018). doi: https://doi.org/10.1109/IMWS-AMP.2018.8457132
- F. Palumbo, C. Wen, S. Lombardo, S. Pazos, F. Aguirre, M. Eizenberg, F. Hui, M. Lanza, A review on dielectric breakdown in thin dielectrics: silicon dioxide, high-k, and layered dielectrics. Adv. Funct. Mater. **30**(18), 1900657 (2020). https://doi.org/10.1002/adfm. 201900657
- N. Sedghi, H. Li, I.F. Brunell, K. Dawson, R.J. Potter, Y. Guo, J.T. Gibbon, V.R. Dhanak, W.D. Zhang, J.F. Zhang, J. Robertson, S. Hall, P.R. Chalker, The role of nitrogen doping in ALD Ta2O5 and its influence on multilevel cell switching in RRAM. Appl. Phys. Lett. **110**(10), 102902 (2017). https://doi.org/10.1063/1.4978033
- L. Wu, H. Liu, J. Li, S. Wang, X. Wang, A multilevel memristor based on Al-doped HfO2 thin film. Nanoscale Res. Lett. 14, 4 (2019). https://doi.org/10. 1186/s11671-019-3015-x