

# Integration of Memristive Devices into a 130 nm CMOS Baseline Technology



Mamathamba Kalishettyhalli Mahadevaiah, Marco Lisker, Mirko Fraschke, Steffen Marschmeyer, Eduardo Perez, Emilio Perez-Bosch Quesada, Christian Wenger, and Andreas Mai

**Abstract** The two main features of the memristive devices which makes them the promising candidates for neuromorphic applications are low power consumption and CMOS compatibility. The monolithic integration of memristive devices with CMOS circuitry paves the way for in-memory computing. This chapter focuses on the factors governing the CMOS integration process. Firstly, the influence of CMOS baseline technology selection on the memristor module is briefly discussed. Secondly, the selection of metal level interconnects and their effect on the memristive device performance is explained. Further, the widely used deposition technique for the CMOS compatible memristive switching layers is presented. Finally, the implementation of the optimized process for the fabrication of the memristive module and its influence on the device performance is presented in terms of electrical characterization results.

**Keywords** CMOS compatibility · CMOS integration · Memristive devices · Pristine current · Resistive switching · Thermal budget · Encapsulation

---

M. K. Mahadevaiah · M. Lisker · M. Fraschke · S. Marschmeyer · E. Perez · E. P.-B. Quesada · C. Wenger · A. Mai

IHP Leibniz-Institut fuer innovative Mikroelektronik, Frankfurt/Oder, Germany

C. Wenger (✉)

BTU Cottbus-Senftenberg, 01968 Cottbus, Germany

e-mail: [wenger@ihp-microelectronics.com](mailto:wenger@ihp-microelectronics.com)

M. Lisker · A. Mai

University of Applied Science Wildau, Hochschulring 1, 15745 Wildau, Germany

© The Author(s) 2024

M. Ziegler et al. (eds.), *Bio-Inspired Information Pathways*, Springer Series on Bio- and Neurosystems 16, [https://doi.org/10.1007/978-3-031-36705-2\\_7](https://doi.org/10.1007/978-3-031-36705-2_7)

## 1 Introduction

The well know and widely used contemporary computer hardware architectures namely, von Neumann, Harvard, Graphics Processing units (GPU) etc. have their memory and logic fabricated in different process nodes [1, 2]. The scalability gap existing between logic and memory components is the main reason for their fabrication divergence. Such hardware configuration with separate memory and logic leads to a latency delay in moving the data between the two, which is called as von Neumann bottleneck (VNB) [3]. As a result, the throughput of the hardware architectures becomes limited and several approaches had been proposed to overcome this issue. However, a change of the hardware architecture become unavoidable to solve the VNB problem. Memristive devices can be easily fabricated in the complementary metal-oxide semiconductor (CMOS) baseline technologies which are used for the logic circuitry. This possibility of monolithic integration of memory and logic pave the way for the future in-memory computing hardware architectures [2].

Moreover, memristive devices are considered as one of the potential candidates in the field of neuromorphic and edge computing applications due to their fast switching, multi-level conduction, low power consumption, high scalability and CMOS compatibility [4]. In order to obtain a reliable and reproducible performance of memristive devices, integrating them with the CMOS transistors is very essential. Firstly, the transistor which is fabricated in series with the memristor, prevents the sneak path currents in case of memristive arrays by acting as a selector device [5]. Secondly, the transistor limits the current through the memristive devices by setting the current compliance with a specific gate voltage bias [6], thus preventing the hard breakdown of the devices. Finally, the integration of memristive devices with CMOS platform reduces undesired parasitics [7].

## 2 General Technological Aspects of Integrated Memristive Devices


In order to integrate the memristive module into the CMOS baseline technology, the below aspects need to be considered from the technology point of view:

- CMOS baseline technology node.
- Metal level selection in back-end-of-line (BEOL) interconnects.
- CMOS compatible memristive switching layer.
- Optimization of memristor module fabrication process steps.

### 2.1 CMOS Baseline Technology Node

The first step towards integrating the memristive devices with CMOS transistors is to choose a compatible CMOS baseline technology. The smaller the technology nodes, the lower the power consumption and the faster the resistive switching [8]. The size of the memristive devices integrated in the BEOL process can be scaled down to the size of  $10 \times 10 \text{ nm}^2$  [9]. However, scaling down the lateral dimension of the CMOS transistors is a challenge, due to the voltage levels required to perform the forming and reset operation [10, 11]. It is in the best interest of the memristive device applications to scale down the transistor size while maintaining a memory window of at least 10 [9]. In this work, the small transistors of gate length 130 nm and gate width 150 nm from the 130 nm CMOS baseline technology of IHP is chosen for memristive module integration. Figure 1a shows the transmission electron microscopy (TEM) cross section with energy dispersive X-ray (EDX) analysis of the 1T-1R integrated test structure.

In general, the memristive module consists of a metal-insulator-metal (MIM) stack as shown in Fig. 1a. The memristor module is integrated by using only one additional MIM mask as shown in the Fig. 1b. The dimensions of the via which comes on top of the memristive device in the BEOL interconnects, governs its dimensions. In general, the memristive device size has to be larger than the size of the via as shown in Fig. 1b. The contact to the top electrode of the memristive device is made through this via. Additionally, a predefined layout design rule ‘enclosure’ margin of memristive layer (MIM layer) with respect to the metal layer beneath (Enc.1 in Fig. 1b) and the via layer above (Enc.2 in Fig. 1b) has to be maintained. This enclosure margins are aimed to prevent possible dry etch related damages, obtain reliable contacts between the metal layers and to achieve reproducible process parameters over the entire wafer. The smallest possible size a memristor could take is the size of the via. In order to



**Fig. 1** **a** TEM cross section with EDX based chemical composition maps of memristive module integrated into a 130 nm CMOS technology of IHP and **b** topview layout design rules for the memristive module

reduce the size of the memristive device, intensive process developments are going on to fabricate the device on top of the via [12]. However, this approach of fabrication is out of the scope of this work.

## ***2.2 Metal Level Selection in BEOL Interconnects***

In order to have a better control over the performance of the memristive devices, it is important to fabricate them close to the transistor. However, it should not be placed so close that it affects the performance of the transistor. The memristor is a two terminal device and, in principle, the module could be placed between any two metal layers in the BEOL interconnects. We avoid to place the cell on Metal1 in order to maintain the normal functionality of the CMOS transistors and to reduce the undesired parasitic and substrate capacitance [13, 14]. The selection of the BEOL metal level for the integration of the memristive devices depends on the technology used for fabrication, field of application and the material used for the memristive switching layers [15–18]. Additionally, the desired thermal budget is one of the reasons behind choosing the specific metal level for the memristor module integration [19]. Further, the dimensions of the memristor devices and the allowed size of the via on top of the device according to the defined design rules in CMOS baseline technology also plays a role.

The BEOL thermal budget mainly consists of the thermal energy transferred to the wafer from the fabrication process steps including metallization, via-interconnect and inter layer dielectric (ILD) depositions. Additionally, the thermal budget consists of a forming gas passivation step in a diffusion anneal furnace towards the end of line (EOL) fabrication process at BEOL compatible temperature. The passivation step neutralizes the dangling bonds present at the interfaces and improves the contact between silicon and metal and thereby improving the electrical properties of the fabricated devices [20]. The thermal energy encountered by the memristor module is chosen carefully through the selection of the metal layer on which the module is fabricated [12]. The BEOL thermal budget steps activate the properties of the oxygen scavenging layer (OSL) present in the memristor module and thereby reduces the oxygen content in the memristor switching layer [21].

The thermal budget plays a significant role in selecting the phase of the memristive switching layer. The phase of the memristive layer illustrates the distribution of the oxygen vacancies and in turn the performance of the devices [22]. In polycrystalline layers, the oxygen vacancies are concentrated mainly at the grain boundaries whereas, they are homogeneously distributed in amorphous layers [23]. The grain boundaries present in the polycrystalline memristive films results in higher device-to-device (D2D) variability. Whereas, the amorphous memristive films results in reduced D2D variability [24, 25].





Fig. 2 XRD of as-deposited and sinter annealed HfO<sub>2</sub> layers

Fig. 3 XRD of as-deposited and sinter annealed Al doped HfO<sub>2</sub> layers



It can be clearly seen from the X-ray diffraction (XRD) patterns shown in Figs. 2 and 3 that the as-deposited layers of HfO<sub>2</sub> and Al doped HfO<sub>2</sub> are amorphous in nature. Both the layers were annealed at 400 °C for 90 m which is the BEOL thermal budget in 130 nm CMOS technology of IHP. The HfO<sub>2</sub> layers turns polycrystalline, whereas the Al doped HfO<sub>2</sub> stays amorphous after the annealing process.


### 2.3 CMOS Compatible Memristive Switching Layer

The successful integration of the memristive module into the CMOS baseline technology requires a CMOS compatible memristive switching layer. Several CMOS compatible memristive layers namely,  $\text{TiO}_2$  [26],  $\text{Al}_2\text{O}_3$  [27],  $\text{SiO}_2$  [28],  $\text{ZrO}_2$  [29],  $\text{Ta}_2\text{O}_5$  [30],  $\text{HfO}_2$  [31] etc. have been studied in the literature for various applications. Among others,  $\text{HfO}_2$  is widely studied and used as a memristive switching layer due to its CMOS compatibility, simple precursor chemistries used for the deposition process, high dielectric constant and well developed deposition processes [32]. Along with the selection of the appropriate top and the bottom electrodes and their areas, the memristor stack configuration decides the type of switching behavior, namely, interface based switching or filamentary based switching [33–35]. The former is out of scope of this work.

Atomic layer deposition (ALD) is one of the prevalent methods used for the deposition of  $\text{HfO}_2$  memristive layers. The deposition temperature is compatible with the BEOL thermal budget. The ALD process produces stoichiometric, highly uniform and conformal layers. The soft breakdown in a fully stoichiometric  $\text{HfO}_2$  layer for the first time to create a conductive filament (CF) by using an inert metal electrode like  $\text{TiN}$  is almost impossible [36]. Hence, an active metal electrode like  $\text{Ti}$  which has a high affinity towards oxygen needs to be deposited on top of the ALD  $\text{HfO}_2$  layer. The  $\text{Ti}$  metal electrode acts as an oxygen scavenging layer (OSL) which scavenges the oxygen from  $\text{HfO}_2$  layer during the electro-forming operation and thus enables the creation of a CF [37]. The CF can be disrupted and formed multiple times depending on the direction of the electric field applied. This determines the high resistance state (HRS) and low resistance state (LRS) of the device, respectively.

The  $\text{HfO}_2$  memristive layer used in this work is deposited by using thermal atomic layer deposition (TALD) process at  $300^\circ\text{C}$  in the Pulsar<sup>®</sup> module from ASM. The layers are grown by using a self-terminating reaction technique. The deposition takes place by alternate pulsing of  $\text{HfCl}_4$  and  $\text{H}_2\text{O}$  precursors. Halide based precursors are preferred over the metal organic based precursors in order to reduce the impact of carbon atoms on the performance of the memristive devices [19]. Further, it is possible to incorporate the dopants into  $\text{HfO}_2$  layers by replacing the  $\text{Hf}$  pulse with the dopant pulses at regular intervals. The doping percentage could be altered with the number of dopant pulses. Mostly,  $\text{HfO}_2$  memristive layers are doped with  $\text{Al}$  atoms in order to keep the memristive layers in amorphous state due to the aforementioned benefits.

Finally,  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  layers could also be deposited in a stack without vacuum breakage. Initially, the  $\text{Al}_2\text{O}_3$  layers of thickness 1 and 2 nm are deposited on the  $\text{TiN}$  metal layer by using Trimethylaluminum (TMA) and  $\text{H}_2\text{O}$  as precursors at  $300^\circ\text{C}$ . The deposition of  $\text{Al}_2\text{O}_3$  is immediately followed by the  $\text{HfO}_2$  deposition without vacuum breakage. The TEM cross section with EDX based chemical composition maps clearly shows the difference between the memristive layers with and without  $\text{Al}_2\text{O}_3$  layers in Fig. 4. Substantial research is going on in the area of  $\text{HfO}_2/\text{Al}_2\text{O}_3$  bi-layer memristive devices. Addition of a thin  $\text{Al}_2\text{O}_3$  layer below the  $\text{HfO}_2$  layer has




**Fig. 4** EDX based chemical compositional maps of the memristor layers **a**  $\text{HfO}_2$  **b**  $\text{HfO}_2:\text{Al}_2\text{O}_3$  (8 nm: 1 nm) **c**  $\text{HfO}_2:\text{Al}_2\text{O}_3$  (8 nm: 2 nm)

demonstrated an improved performance of the memristive devices in terms of HRS reliability [15, 38]. Further, the analog behavior is observed in the bi-layer memristive devices which improved the accuracy of pattern recognition in neuromorphic computing systems [39].

## 2.4 Optimization of Memristor Module Fabrication Process Steps

In spite of their low power consumption, fast switching, CMOS compatibility and many other potential features, the D2D and cycle-to-cycle (C2C) variability, reliability and performance of the memristive devices still remain a challenge [40]. Many approaches with respect to electrical characterization and fabrication technology, have been studied in the literature to reduce the variability and improve the performance of the devices. One of the ways is to program the memristive devices by using write and verify schemes like the incremental step pulse with verify algorithm (ISPVA) [41]. The small incremental voltage steps with read current operation in between allow the scheme to control the formation/disruption of the CF and hence result in reduced variability and supports the multi-bit operation [5]. Further, in terms of technology, the carbon content in the memristive layers is reduced by using inorganic precursors to obtain the promising results in case of D2D and C2C variabilities [19].

One of the ways to improve the memristive device performance from technology point of view is to optimize the device fabrication technique in the BEOL integration process. In this work, we use the  $\text{TiN}/\text{HfO}_2/\text{Ti}/\text{TiN}$  memristive devices fabricated in the SiGe-BiCMOS technology of IHP to illustrate the three different fabrication approaches type 1, 2 and 3 and their impact on the electrical performance of the devices [42]. The memristor device stack consists of 150 nm sputter deposited TiN top electrode (TE) and bottom electrode (BE), 8 nm ALD deposited  $\text{HfO}_2$  layer and 7 nm sputter deposited Ti on top of memristive  $\text{HfO}_2$  layer. The reactive-ion etching




**Fig. 5** Process flow of the memristive devices fabricated using three different approaches. Reprinted from [42] (License ID: 1252381-1; <https://marketplace.copyright.com/>)

(RIE) of the stack is one of the crucial steps in the memristive module integration. The RIE etching of the stack is challenging owing to the fact that, the stack consists of the Ti metal layer which could get oxidized during the subsequent process steps. Additionally, the etch residuals from the top electrode if prevail on the sidewalls of the devices degrade the performance of memristive devices [43, 44].

The process flow of the devices fabricated using three different fabrication approaches type 1, 2 and 3 are shown in the Fig. 5. In case of type 1 approach, the Ti/TiN and HfO<sub>2</sub> layers are RIE etched in one single step by using photoresist as the mask. In case of type 2 approach, only the Ti/TiN layers are etched by using photoresist as the mask. The HfO<sub>2</sub> layer is etched by using TiN as the hard mask. Type 3 approach follows similar process flow as type 2 until the Ti/TiN TE etch. However, the Ti/TiN layers in type 3 approach are covered with Si<sub>x</sub>N<sub>y</sub>O<sub>z</sub> spacers on the sidewalls before the HfO<sub>2</sub> memristor layer is etched. Finally, the devices fabricated in all the three approaches are encapsulated by depositing Si<sub>x</sub>N<sub>y</sub>O<sub>z</sub> layers. The RIE etch steps in all the three fabrication approaches are followed by a plasma ashing step and a wet etch step called neutral oxide etch (NOE) which removes the etching residuals and polymer impurities from the wafer surfaces, respectively. Further, in case of type 1 approach, due to the patterning of HfO<sub>2</sub> layer using photoresist, the residuals of the resist prevail even after the ash and NOE clean steps. Hence, an oxygen RIE plasma step is carried out after the memristor layer etch, which removes the residual resist and thereby assists the subsequent ash and NOE clean steps [45].

The performance of the memristor devices is tested initially on the dedicated process control monitor (PCM) structure as shown in Fig. 6a. The PCM structure consists of 2457 memristor devices of size  $10 \times 10 \mu\text{m}^2$  connected in parallel.






**Fig. 6** The pristine state currents measured on **a** a dedicated PCM structure of memristive module fabricated using **b** type 1 **c** type 2 and **d** type 3 approaches. Reprinted from [42] (License ID: 1252381-1; <https://marketplace.copyright.com/>)

The structure demonstrates sensitive device topologies with 9828 corners and 98,280  $\mu\text{m}$  of perimeter. Further, the quality of the memristor devices, edge patterning and their electrical performance could be checked from the in-line tester measurements inside fab. In case of out-of-spec electrical results, the memristor fabrication process steps could be reworked.


The pristine state currents of the memristive devices can be considered as a direct manifestation of their switching performance. The wafer-scale level pristine state currents of the memristive devices fabricated using three different approaches are as shown in the Fig.6. The pristine state currents are measured at a voltage of 0.1 V. It is clearly shown that the devices fabricated in type 3 approach using the spacers and encapsulation techniques exhibit lower pristine state currents compared to the memristive devices fabricated in type 1 and 2 approach [42].

The equivalent circuit of a memristor always consists of a resistor and a capacitor in parallel, to account for the parasitic losses [7]. The parallel resistor in this case is the side walls of the memristor device. In contrast to type 1 and 2 devices, the type 3 devices have their side walls of the TE protected by  $\text{Si}_x\text{N}_y\text{O}_z$  spacers before etching the  $\text{HfO}_2$  layer. Due to this, the possibility of Ti containing polymers reaching the side walls of the memristive devices is considerably reduced. Hence, the value of parallel resistance is kept high which eventually results in low leakage current values in type 3 devices [42].



**Fig. 7** TEM cross section with EDX analysis of the side walls of the memristive devices fabricated using **a** type 1, **b** type 2 and **c** type 3 approaches. Reprinted from [42] (License ID: 1252381-1; <https://marketplace.copyright.com/>)

**Fig. 8** The MW extracted from the  $1^{\text{st}}$  and  $50^{\text{th}}$  set cycles of memristive devices fabricated using three different approaches. Reprinted from [42] (License ID: 1252381-1; <https://marketplace.copyright.com/>)



Further, to analyze the effect of three different fabrication approaches on the elemental composition of the memristive stack, TEM cross section with EDX based chemical composition analysis is performed (Fig. 7). Memristive devices of size  $75 \times 75 \mu\text{m}^2$  are chosen for the analysis. In case of type 1 devices, Ti is oxidized at the side walls and there is a formation of  $\text{Ti}_x\text{O}_y\text{N}_z$  on the top and bottom electrodes. The oxygen RIE plasma step which assists the removal of residual resist, might possibly have caused this oxidation. The type 2 devices show the formation of  $\text{Ti}_x\text{O}_y\text{N}_z$  mainly on the TE, while it is considerably reduced in case of type 3 devices. Differentiating between the spacer and the encapsulation layers is hard due to the usage of the same material and the RIE etching angles. Even though, it is hard to notice the Ti impurities on the side walls of the devices, the electrical measurement results support the claim [42].

The  $75 \times 75 \mu\text{m}^2$  memristor devices are further characterized for their resistive switching operation. The type 3 devices exhibited less variability in terms of forming, reset and set voltages. The devices are cycled for 50 cycles of reset and set operations. The memory window (MW) of the devices is extracted from the 50 set cycles. It can be clearly noticed from the Fig. 8 that the MW decreases with cycling in type 1

devices while it increases in type 2 and 3 devices. Further, the type 3 devices show slightly higher MW with less variability compared to type 1 and 2 devices [42].

### 3 Conclusion

The necessity and importance of memristive device integration into a CMOS baseline technology is discussed. The technological aspects of memristive module integration are presented under four different sections: (1) CMOS baseline technology (2) Metal level selection in BEOL interconnects (3) CMOS compatible memristive switching layer (4) Optimization of memristor module fabrication process steps. Under the first section, the factors governing the size of the memristive devices and, the layout design rules for the memristive module integration are briefly discussed. In the second section, the metal level selection in terms of CMOS performance and thermal budget of the BEOL processes is presented. Additionally, the phase of the memristive switching layers and their influence on the performance of the devices in terms of D2D and C2C variability is presented. In the third section, the ALD and the reason behind its wide usage as a memristive layer deposition process is briefly discussed. In the fourth section, the memristor module is fabricated using three different approaches. The optimized fabrication process steps are studied systematically in terms of TEM cross section with EDX based chemical analysis and correlated with the device performances. The devices fabricated using type 3 approach with spacer and encapsulation technique exhibited lower pristine state currents on a wafer scale analysis. Finally, the extracted MW of type 3 devices exhibited higher values with slightly less variability in comparison with type 1 and type 2 devices.

### References

1. Yin, S., et al.: Monolithically integrated RRAM-and CMOS-based in-memory computing optimizations for efficient deep learning. *IEEE Micro*. **39**, 54–63 (2019)
2. Staff, E.: Monolithic embedded RRAM presents challenges, opportunities kernel description. <https://www.embedded.com/monolithic-embedded-rram-presents-challenges-opportunities/> (2021)
3. Zhang, W., et al.: Neuro-inspired computing chips. *Nat. Electron*. **3**, 371–382 (2020)
4. Kim, S.G., Han, J.S., Kim, H., Kim, S.Y., Jang, H.W.: Recent advances in memristive materials for artificial synapses. *Adv. Mater. Technol*. **3**, 1800457 (2018)
5. Mahadevaiah, M.K., Perez, E., Wenger, C.: Influence of specific forming algorithms on the device-to-device variability of memristive Al-doped HfO<sub>2</sub> arrays. *J. Vac. Sci. & Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom*. **38**, 013201 (2020)
6. Yu, S.: Resistive Random Access Memory (RRAM). In: *Synthesis Lectures on Emerging Engineering Technologies*, vol. 2, pp. 1–79 (2016)
7. Li, H., et al.: A SPICE model of resistive random access memory for large-scale memory array simulation. *IEEE Electron Device Lett*. **35**, 211–213 (2013)

8. Tang, X., Gaillardon, P.-E., De Micheli, G.: A high-performance low-power near-Vt RRAM-based FPGA. In: 2014 International Conference on Field-Programmable Technology (FPT), pp. 207–214 (2014)
9. Govoreanu, B., et al.:  $10 \times 10\text{nm}^2$  Hf/HfO<sub>x</sub> crossbar resistive RAM with excellent performance, reliability and low-energy operation. In: 2011 International Electron Devices Meeting, pp. 31–6 (2011)
10. Fackenthal, R., et al.: 19.7 A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology. In: 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 338–339 (2014)
11. Yu, S., Shim, W., Peng, X., Luo, Y.: RRAM for compute-in-memory: from inference to training. *IEEE Trans. Circuits Syst. I Regul. Pap.* (2021)
12. Lv, H., et al.: BEOL based RRAM with one extra-mask for low cost, highly reliable embedded application in 28 nm node and beyond. In: 2017 IEEE International Electron Devices Meeting (IEDM), pp. 2–4 (2017)
13. O'Connell, B., Thibeault, T., Chaparala, P.: Plasma damage considerations involving metal-insulator-metal (MIM) capacitors. In: 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No. 04EX866), pp. 123–126 (2004)
14. Wang, Z., et al.: Plasma-charging damage of floating MIM capacitors. *IEEE Trans. Electron Devices*. **51**, 1017–1024 (2004)
15. Azzaz, M., et al.: Benefit of Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> bilayer for BEOL RRAM integration through 16kb memory cut characterization. In: 2015 45th European Solid State Device Research Conference (ESSDERC), pp. 266–269 (2015)
16. Diokh, T., et al.: Investigation of the impact of the oxide thickness and RESET conditions on disturb in HfO<sub>2</sub>-RRAM integrated in a 65nm CMOS technology. In: 2013 IEEE International Reliability Physics Symposium (IRPS), pp. 5E–4 (2013)
17. Portal, J.-M., et al.: Design and simulation of a 128 kb embedded nonvolatile memory based on a hybrid RRAM (HfO<sub>2</sub>)/28 nm FDSOI CMOS technology. *IEEE Trans. Nanotechnol.* **16**, 677–686 (2017)
18. Ito, S., et al.: ReRAM technologies for embedded memory and further applications. In: 2018 IEEE International Memory Workshop (IMW), pp. 1–4 (2018)
19. Grossi, A., et al.: Impact of the precursor chemistry and process conditions on the cell-to-cell variability in 1T–1R based HfO<sub>2</sub> RRAM devices. *Sci. Rep.* **8**, 1–11 (2018)
20. Tsai, T.-L., Chang, H.-Y., Jiang, F.-S., Tseng, T.-Y.: Impact of post-oxide deposition annealing on resistive switching in HfO<sub>2</sub>-based oxide RRAM and conductive-bridge RAM devices. *IEEE Electron Device Lett.* **36**, 1146–1148 (2015)
21. Walczyk, C., et al.: On the role of Ti adlayers for resistive switching in HfO<sub>2</sub>-based metal-insulator-metal structures: top versus bottom electrode integration. *J. Vac. Sci. & Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* **29**, 01AD02 (2011)
22. Milo, V., et al.: Multilevel HfO<sub>2</sub>-based RRAM devices for low-power neuro-morphic networks. *APL Mater.* **7**, 081120 (2019)
23. Lanza, M., et al.: Grain boundaries as preferential sites for resistive switching in the HfO<sub>2</sub> resistive random access memory structures. *Appl. Phys. Lett.* **100**, 123508 (2012)
24. Grossi, A., et al.: Electrical characterization and modeling of 1T–1R RRAM arrays with amorphous and poly-crystalline HfO<sub>2</sub>. *Solid State Electron.* **128**, 187–193 (2017)
25. Grossi, A., Perez, E., Zambelli, C., Olivo, P., Wenger, C.: Performance and reliability comparison of 1T–1R RRAM arrays with amorphous and polycrystalline HfO<sub>2</sub>. In: 2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), pp. 80–83 (2016)
26. Carta, D., et al.: Investigation of the switching mechanism in TiO<sub>2</sub>-based RRAM: a two-dimensional EDX approach. *ACS Appl. Mater. & Interfaces.* **8**, 19605–19611 (2016)
27. Sarkar, B., Lee, B., Misra, V.: Understanding the gradual reset in Pt/Al<sub>2</sub>O<sub>3</sub>/Ni RRAM for synaptic applications. *Semicond. Sci. Technol.* **30**, 105014 (2015)

28. Wang, Z., et al.: Engineering incremental resistive switching in TaO<sub>x</sub> based memristors for brain-inspired computing. *Nanoscale*. **8**, 14015–14022 (2016)
29. Wang, S.-Y., Lee, D.-Y., Huang, T.-Y., Wu, J.-W., Tseng, T.-Y.: Con-trollable oxygen vacancies to enhance resistive switching performance in a ZrO<sub>2</sub>-based RRAM with embedded Mo layer. *Nanotechnol.* **21**, 495201 (2010)
30. Lee, T.S., et al.: Compliance current-controlled conducting filament formation in tantalum oxide-based RRAM devices with different top electrodes. *ACS Appl. Electron. Mater.* **2**, 1154–1161 (2020)
31. Mahadevaiah, M., et al.: Reliability of cmos integrated memristive HfO<sub>2</sub> arrays with respect to neuromorphic computing. In: 2019 IEEE International Reliability Physics Symposium (IRPS), pp. 1–4 (2019)
32. Long, S., et al.: Cycle-to-cycle intrinsic RESET statistics in HfO<sub>2</sub>-based unipolar RRAM devices. *IEEE Electron Device Lett.* **34**, 623–625 (2013)
33. Baeumer, C., et al.: Spectroscopic elucidation of ionic motion processes in tunnel oxide-based memristive devices. *Faraday Discuss.* **213**, 215–230 (2019)
34. Sassine, G., et al.: Interfacial versus filamentary resistive switching in TiO<sub>2</sub> and HfO<sub>2</sub> devices. *J. Vac. Sci. & Technol. B Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* **34**, 012202 (2016)
35. Peng, H., et al.: Electrode dependence of resistive switching in Mn-doped ZnO: filamentary versus interfacial mechanisms. *Appl. Phys. Lett.* **96**, 192113 (2010)
36. Niu, G., et al.: Geometric conductive filament confinement by nanotips for resistive switching of HfO<sub>2</sub>-RRAM devices with high performance. *Sci. Rep.* **6**, 1–9 (2016)
37. Niu, G., et al.: Material insights of HfO<sub>2</sub>-based integrated 1-transistor-1-resistor resistive random access memory devices processed by batch atomic layer deposition. *Sci. Rep.* **6**, 1–11 (2016)
38. Kalishettyhalli Mahadevaiah, M., et al.: Modulating the filamentary-based resistive switching properties of HfO<sub>2</sub> memristive devices by adding Al<sub>2</sub>O<sub>3</sub> layers. *Electron.* **11**, 1540 (2022)
39. Woo, J., et al.: Improved synaptic behavior under identical pulses using AlO<sub>x</sub>/HfO<sub>2</sub> bilayer RRAM array for neuromorphic systems. *IEEE Electron Device Lett.* **37**, 994–997 (2016)
40. Wong, H.-S.P., et al.: Metal-oxide RRAM. *Proc. IEEE*. **100**, 1951–1970 (2012)
41. Pérez, E., et al.: Reduction of the cell-to-cell variability in Hf<sub>1-x</sub>Al<sub>x</sub>O<sub>y</sub> based RRAM arrays by using program algorithms. *IEEE Electron Device Lett.* **38**, 175–178 (2016)
42. Mahadevaiah, M.K., et al.: Optimized HfO<sub>2</sub>-based MIM module fabrication for emerging memory applications. *ECS Trans.* **92**, 211 (2019)
43. Gu, P.-Y., et al.: Scalability with silicon nitride encapsulation layer for Ti/HfO<sub>x</sub> pillar RRAM. In: Proceedings of 2010 International Symposium on VLSI Technology, System and Application, pp. 146–147 (2010)
44. Jousseume, V., et al.: Back-end-of-line integration approaches for resistive memories. In: 2009 IEEE International Interconnect Technology Conference, pp. 41–43 (2009)
45. Shamiryan, D., Baklanov, M., Vanhaelemeersch, S., Maex, K.: Comparative study of SiOCH low-k films with varied porosity interacting with etching and cleaning plasma. *J. Vac. Sci. & Technol. B Microelectron. Nanometer Struct. Process. Meas. Phenom.* **20**, 1923–1928 (2002)

**Open Access** This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (<http://creativecommons.org/licenses/by/4.0/>), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

