




Article

# Miniature Switchable Millimeter-Wave BiCMOS Low-Noise Amplifier at 120/140 GHz Using an HBT Switch

Julio Heredia <sup>1</sup>, Miquel Ribó <sup>2</sup>, Lluís Pradell <sup>1,\*</sup> , Selin Tolunay Wipf <sup>3</sup>, Alexander Göritz <sup>3</sup>, Matthias Wietstruck <sup>3</sup>, Christian Wipf <sup>3</sup> and Mehmet Kaynak <sup>3</sup>

<sup>1</sup> Universitat Politècnica de Catalunya, Campus Nord UPC mòdul D3, 08034 Barcelona, Catalonia, Spain

<sup>2</sup> La Salle—Universitat Ramon Llull, 08022 Barcelona, Catalonia, Spain

<sup>3</sup> IHP—Leibniz-Institut für innovative Mikroelektronik, 15236 Frankfurt (Oder), Germany

\* Correspondence: pradell@tsc.upc.edu

Received: 24 July 2019; Accepted: 20 September 2019; Published: 21 September 2019



**Abstract:** A 120–140 GHz frequency-switchable, very compact low-noise amplifier (LNA) fabricated in a 0.13  $\mu\text{m}$  SiGe:C BiCMOS technology is proposed. A single radio-frequency (RF) switch composed of three parallel hetero junction bipolar transistors (HBTs) in a common-collector configuration and a multimodal three-line microstrip structure in the input matching network are used to obtain a LNA chip of miniaturized size. A systematic design procedure is applied to obtain a perfectly balanced gain and noise figure in both frequency states (120 GHz and 140 GHz). The measured gain and noise figure are 14.2/14.2 dB and 8.2/8.2 dB at 120/140 GHz respectively, in very good agreement with circuit/electromagnetic co-simulations. The LNA chip and core areas are 0.197  $\text{mm}^2$  and 0.091  $\text{mm}^2$ , respectively, which supposes an area reduction of 23.4% and 15.2% compared to other LNAs reported in this frequency band. The experimental results validate the design procedure and its analysis.

**Keywords:** low-noise amplifier (LNA); frequency-reconfigurable LNA; multimodal circuit; SiGe BiCMOS; hetero junction bipolar transistor (HBT); RF switch

## 1. Introduction

The D-band (110–170 GHz) millimeter-wave (mm-wave) frequency region is attracting a growing interest for the development of future short-distance, high-speed line-of-sight fixed-communication systems [1,2]. The International Telecommunication Union (ITU) radio regulations [3] define frequency allocations for those services in the frequency ranges 122.25–123 GHz and 141–148.5 GHz. Applications such as backhaul, front-haul and fixed wireless access in point-to-point or point-to-multipoint systems, 5G mobile backhaul tail link and inter-server connection systems have been envisaged, and several demonstration prototypes of D-band links in the frequency range 125–160 GHz have been reported [4]. A multiband architecture is often required for an efficient use of the spectrum [5,6] and, in order to enable inexpensive and versatile communication systems, frequency reconfigurable devices, in particular low-noise amplifiers (LNAs) are highly desirable. This way the size, cost, and power consumption are minimized.

The SiGe BiCMOS technology has demonstrated maturity and high performance for D-band wireless systems and sensors [2,7,8]. Recent advances in 0.13  $\mu\text{m}$  SiGe BiCMOS hetero junction bipolar transistor (HBT) devices [9] have enabled the development of fixed-frequency LNAs using two to four HBT stages, typically in a cascode configuration [1,10–17], featuring a high gain  $G$  ( $G = 24$  dB at 158 GHz [1]) and low noise figure  $F$  ( $F = 5.1$  dB at 144.5 GHz [14]). Other silicon technologies, such as 65- and 28-nm SOI CMOS, are also being used to fabricate D-band LNAs [18–20], featuring

comparable gain but a higher noise figure ( $G = 15.7$  dB and  $F = 8.5$  dB at 160 GHz [20]). Regarding frequency-reconfigurable mm-wave LNAs, only a few have been reported to date, at 60/77 GHz [15], 24/79 GHz [16], and at D-band (125/140 GHz) [17], all using the SiGe BiCMOS process. The frequency reconfiguration is provided with radio-frequency microelectromechanical system (RF-MEMS) switches (elements included in the design-kit library [8]). Though the design in [17] was not optimized for a maximal  $G$  or minimal  $F$ , but for a balanced  $G$  and  $F$  in the two frequency states, it features a gain  $G = 18.2/16.1$  dB and noise figure  $F = 7/7.7$  dB at 125/140 GHz, which compare well with those of fixed-frequency LNAs [1,11,12] and are competitive for the intended applications.

Regarding miniaturization, the frequency-reconfigurable D-band LNA presented in [17] exhibits both, the smallest chip area,  $A_{\text{CHIP}}$ , and core area (without RF- and DC-pads),  $A_{\text{CORE}}$ , compared to the other D-band LNAs [1,10–14]. In [17], the RF-MEMS switch area is  $0.031$  mm<sup>2</sup>, which supposes a 29% of  $A_{\text{CORE}}$  ( $A_{\text{CORE}} = 0.107$  mm<sup>2</sup>). Since the RF-MEMS switch dimensions barely scale with frequency ( $0.040$  mm<sup>2</sup> for devices in the 60–110 GHz [15] vs.  $0.031$  mm<sup>2</sup> for devices in the 110–170 GHz frequency band [17]), it is pertinent to explore other options to design more compact RF switches. One potential application is future frequency-reconfigurable BiCMOS LNAs at higher frequencies, such as the G-band (140–220 GHz) and WR-4 waveguide band (170–260 GHz), at which the RF-MEMS switch area may become comparable to the core area. As an example, the (estimated)  $A_{\text{CORE}}$  of the 245 GHz fixed-frequency LNA reported in [21] is only  $0.036$  mm<sup>2</sup>.


In this paper a frequency-reconfigurable BiCMOS LNA at 120/140 GHz is presented. The LNA design is based on the one reported by the authors in [17] but now an HBT-based switch is used instead of a RF-MEMS switch. As a result, the LNA size is further reduced with only a slight decrease in gain and increase in noise figure, but with enhanced gain balance and noise-figure balance in both frequency states. The paper is organized as follows: In Section 2 the LNA design and HBT-based switch design are presented, and the HBT-switch performances are compared to that of the RF-MEMS switch. In Section 3 the experimental results are presented, discussed, and compared to previous works. Finally, Section 4 concludes the paper and its contributions are highlighted.

## 2. Design of the Frequency-Reconfigurable LNA


The LNA schematic is shown in Figure 1. It consists of two cascode stages. The first stage is composed of HBTs  $Q_1$  and  $Q_2$  and the second stage of HBTs  $Q_3$  and  $Q_4$ . They are biased using current mirrors ( $Q_5/Q_6$  and  $Q_7/Q_8$ , respectively) and bias resistors ( $R_1$  and  $R_2$ ). Similarly to [17], the input and output matching networks (IMN and OMN, respectively) are fixed, and the frequency-reconfiguration capability is only introduced in the LNA inter-stage matching network (ISMN), to reduce the design complexity, size, and weight.

The IMN is based on a compact three-line-microstrip (TLM) section connected to input/output short microstrip lines, with two central series gaps in its outer strips [17]. The TLM simultaneously propagates three fundamental modes: even-even ( $ee$ ), odd-odd ( $oo$ ), and odd-even ( $oe$ ) [22]. The microstrip modes basically generate  $ee$  modes at the microstrip-to-TLM transitions, which then excite (and afterwards interact with) the  $oo$  and  $oe$  modes at the gaps, which in turn resonate in the TLM section. The interaction between all these modes results in an IMN featuring a large electrical size with reduced physical area. To illustrate the modal conversion as well as the resonance condition in the TLM multimodal structure, Figure 2 shows the simulated current density distribution on the metallization for the two frequency states (120 GHz and 140 GHz). The simulation was performed using the electromagnetic (EM) simulator Momentum 2.5D (Keysight Technologies, Santa Rosa, CA, USA). The (symmetrical)  $ee$  mode features equally-oriented currents on the three TLM strips, the (symmetrical)  $oo$  mode features equally-oriented currents in the outer strips and reverse-oriented current in the center strip, and the (anti-symmetrical)  $oe$  mode features reverse-oriented currents in the outer strips and no current in the center strip [19]. The anti-symmetrical  $oe$  mode can only be generated in the asymmetrically loaded gaps in the outer TLM strips, whereas the symmetrical  $ee$  and  $oo$  modes can, in addition, be generated at the symmetrical transitions to microstrip lines at both ports of the

IMN. The high levels of currents in the center strip for the 120-GHz state indicate the predominance of the  $ee$  and  $oo$  modes for the performance of the IMN in this state, whereas the markedly asymmetrical current distribution for the 140-GHz state indicates the predominance of  $oo$  and  $oe$  modes in the performance of the IMN in this state. The characteristic impedances and propagation constants of each TLM-fundamental mode were first determined from electromagnetic simulation of a basic TLM section without any discontinuity. Then the dimensions (lengths, strip widths, and gaps) of the TLM structure in the IMN were optimized by using modal equivalent circuits which transform the actual voltages and currents on generic  $n$ -conductor lines (in this case,  $n = 3$ ) into their modal counterparts [23]. This way the IMN physical dimensions were minimized to obtain a structure of reduced size designed to combine a low LNA noise figure ( $F$ ) and a small input-reflection coefficient magnitude  $|\Gamma_{IN}|$ , both balanced at the two frequency states (120/140 GHz).




**Figure 1.** Schematic of the switchable BiCMOS low-noise amplifier (LNA) at 120/140 GHz and a detail of the multimodal three-line-microstrip (TLM) structure implemented in the input matching networks (IMN).



**Figure 2.** IMN electromagnetic (EM) simulation results. Simulated current distribution on the IMN TLM multimodal structure. (a) 120 GHz. (b) 140 GHz.

The OMN is composed of a simple line-short-circuited stub structure (microstrip lines  $L_7$  and  $L_8$ ), designed to attain a balanced second-stage power gain  $G_{p2}$  at both frequency states. The ISMN consists

of a two-segment short-circuited stub  $L_6/L_9$ , a second short-circuited stub  $L_5$ , an RF switch terminated with a short-circuited stub  $L_{11}$ , biased through a  $\lambda/4$  stub ( $L_{10}$ ), and a series capacitor  $C_{11}$ .  $C_9$ ,  $C_{10}$ , and  $C_{12}$  are decoupling capacitors. The purpose of  $L_5$  is to allow a shorter  $L_6$  segment, thus reducing the chip transversal dimension. The RF switch selects the two-segment stub length, either  $L_6$  when the switch is in its ON state (for the high-frequency, 140 GHz LNA state), or  $L_6 + L_9$  when the switch is in its OFF state (for the low-frequency, 120 GHz LNA state). As shown in Figure 3, the ISMN line lengths and the series capacitor value  $C_{11}$  were designed to present  $\Gamma_{L1}$  values that guarantee a first-stage power gain  $G_{p1}$  balanced at both frequency states ( $G_{p1} = 9.6/8.9$  dB at 120/140 GHz). Therefore, the combined effect of the OMN and the ISMN is to balance the LNA power gain  $G_p$  ( $G_p = G_{p1} \cdot G_{p2}$ ) at both frequency states. Those  $\Gamma_{L1}$  values simultaneously fulfill the IMN requirements for a low and balanced  $F$  and  $|\Gamma_{IN}|$ . This can graphically be assessed by plotting on the  $\Gamma_{L1}$  plane the geometrical locus of constant  $F$  and  $|\Gamma_{IN}|$  (for a given source reflection coefficient), which is a circle. These circles, for  $|\Gamma_{IN}| = -11/-14.6$  dB and  $F = 6.1/6.5$  dB at 120/140 GHz, are also plotted in Figure 3. It can be observed that the circles intersect the intended  $\Gamma_{L1}$  values, and in consequence the requirements for  $G_p$ ,  $F$ , and  $|\Gamma_{IN}|$  at both frequency states are satisfied simultaneously. The simulated results were obtained from circuit/electromagnetic (EM) co-simulation, using manufacturer circuit models for HBTs (including the transistors used in the RF switch) and resistors, and electromagnetic models (obtained from electromagnetic simulation) for passives (lines, metallization on different layers, pads, via-holes, capacitors and ground plane). The simulation platform was Keysight ADS/2.5D Momentum. From the electromagnetic analysis an electromagnetic model (co-simulation element) was obtained, which was used in a circuit simulation as a block to which the manufacturer's design kit models of HBTs and resistors were connected.




**Figure 3.** Inter-stage matching network (ISMN) design and plots of constant  $G_{p1}$  circles and constant  $F$  and  $|\Gamma_{IN}|$  circles on the  $\Gamma_{L1}$  plane. (a) 120 GHz frequency state; (b) 140 GHz frequency state.

For the RF switch, three different configurations were considered (shown in Figure 4a–c). The shunt-HBT configuration (Figure 4a) uses three shunt-connected HBTs in reverse-saturation mode. The diode configuration (Figure 4b) uses one or two shunt-connected HBTs as diodes. The L-shape configuration (Figure 4c) uses two HBTs, series- and shunt-connected respectively. Preliminary simulations showed that the L-shape and shunt-HBT configurations had similar ON-state isolation but the L-shape OFF-state insertion loss was much higher. The diode configuration showed poorer ON-state isolation and OFF-state insertion loss than the shunt-HBT configuration. Therefore, the L-shape and diode configurations were dismissed as an option for the RF switch, and the selected




configuration was the shunt-HBT in reverse-saturation mode (Figure 4a). The three shunt HBTs ( $Q_1$ ,  $Q_2$ , and  $Q_3$  in Figure 4a) are in a common-collector configuration. With reference to Figure 1, the emitters are connected to  $L_{11}$ , the collectors are connected to ground and the switch bias voltage  $V_{SWITCH}$  is supplied through the  $\lambda/4$  stub  $L_{10}$ . When  $V_{SWITCH} = 0$  V (Figure 4b), the transistors are in the cut-off region mode and they behave as a high impedance  $R_{OFF}$  in parallel with a parasitic capacitance  $C_{OFF}$  (the HBT-based RF switch is in OFF state).  $L_{11}$  adds an inductance which resonates with the  $C_{OFF}$  capacitances, thus reducing their effect on the switch. When  $V_{SWITCH} = 1$  V (Figure 4c), the transistors are in the saturation region mode and they behave as a low impedance  $R_{ON}$  (the HBT-based RF switch is in ON state). Connecting the switch HBTs in reverse saturation mode (the HBTs are flipped) isolates the emitter from the silicon substrate, thus reducing the parasitic capacitances; also, the impedance in OFF state is larger since the potential barrier in the conduction band is larger at the emitter than at the collector [24]. The RF-switch DC-power consumption in ON state is 15 mW. The number of transistors used for the selected shunt-HBT configuration was a trade-off between performance and power consumption. If two HBTs were used, the DC-power consumption would decrease to 12 mW but the ON-state isolation would worsen (15.5 dB). Using four HBTs would increase the ON-state isolation to 20.8 dB but the OFF-state insertion loss and power consumption would increase to 0.46 dB and 24 mW, respectively.




**Figure 4.** Hetero junction bipolar transistor (HBT) radio frequency (RF) switch. (a) Selected switch configuration (shunt-connected HBTs in reverse saturation mode). The switch activation voltage is  $V_{SWITCH} = 1$  V. Other switch configurations: (b) Diode configuration; (c) L-shape configuration. Equivalent circuit of the selected switch (a): (d) OFF state ( $C_{OFF} = 7.2$  fF,  $R_{OFF} = 1600 \Omega$ ); (e) ON state ( $R_{ON} = 10 \Omega$ ).

Figure 5 plots simulations of the proposed HBT-switch  $S$ -parameters for the configuration shown in Figure 4a, taking into consideration the stubs  $L_{10}$  and  $L_{11}$  connected to the HBT base and emitter, respectively, as shown in Figure 1. From Figure 5, the calculated switch-insertion loss ( $IL$ ), defined as  $IL = -10 \cdot \log(|S_{21}(\text{OFF})|^2)$ , is 0.36 dB at 120 GHz, and the calculated switch isolation ( $I$ ), defined as  $I = -10 \cdot \log(|S_{21}(\text{ON})|^2)$ , is 18.6 dB at 140 GHz. The stub length  $L_{11}$  was tuned to resonate with  $C_{OFF}$  to minimize  $IL$  at 120 GHz. The RF-MEMS switch used in [17] features  $IL = 0.25$  dB at 120 GHz and  $I = 32$  dB at 140 GHz [8]. Therefore, the proposed HBT switch presents a lower isolation and a higher insertion loss than its RF-MEMS switch counterpart. The performance trade-off between MEMS and HBT switches for the LNA design can be observed by comparing Figure 3 with Figure 2 of [17].  $G_{p1}$

decreases and the noise figure increases in both frequency states, but the decrease in  $G_{p1}$  is smaller in the high-frequency state (1.6/1 dB respectively). Thus, as discussed in Section 3, it is possible to get a perfectly balanced gain and noise figure between both frequency states, and the chip size is substantially reduced.



**Figure 5.** Simulated  $S$ -parameters of the HBT-RF switch of Figure 4a (designed on SG13G2 0.13  $\mu\text{m}$  SiGe:C BiCMOS technology) taking into consideration the stubs  $L_{10}$  and  $L_{11}$  connected to the HBT base and emitter, respectively, as shown in Figure 1. (a) Switch in OFF state. (b) Switch in ON state.




**Figure 6.** Cross section of the back-end-of-line (BEOL) in the SG13G2 0.13  $\mu\text{m}$  SiGe:C BiCMOS technology from IHP—Leibniz-Institut für innovative Mikroelektronik [25].

The LNA was fabricated in SG13G2 0.13  $\mu\text{m}$  SiGe:C BiCMOS technology using HBTs with  $f_T/f_{max}$  of 300/500 GHz and 0.9  $\mu\text{m}$  emitter length [25] from IHP—Leibniz-Institut für innovative Mikroelektronik. The back-end-of-line (BEOL) consists of five metal layers (M1–M5) and two top-metal layers, TM1, and TM2 (Figure 6). All lines on the ISMN ( $L_5$ ,  $L_6$ ,  $L_9$ ,  $L_{10}$ , and  $L_{11}$ ) and OMN ( $L_7$  and  $L_8$ ), as well as line  $L_4$  are microstrip lines. The top-most metal layer TM2 was used for  $L_5$ ,  $L_6$ ,  $L_7$ ,  $L_8$ ,  $L_{10}$ ,  $L_{11}$ , and the multimodal TLM structure of the IMN.  $L_9$  was fabricated using the TM1 layer, and  $L_4$  with a stack of three layers (M2, M3, and M4). The calculated  $Q$  factor from EM simulation is 37 for both frequencies (120 GHz and 140 GHz). The number of emitter fingers for transistors  $Q_1/Q_2/Q_3/Q_4$  in stages 1 and 2 of the cascode configuration (Figure 1) is 5/10/10/10. This combination was selected according to the gain and noise figure required for each stage, while keeping a low DC-power consumption. The number of emitter fingers of each transistor in the HBT-RF switch is 7, which assures the required current

flows for the transistors in ON state ( $I_B = 5$  mA for each transistor,  $I_C = 1.9/1.7/1.7$  mA for  $Q_1/Q_2/Q_3$  in Figure 4a). The LNA total DC-power consumption  $P_{DC}$ , including the two stages and the RF switch is  $P_{DC} = 37.5$  mW for the 120 GHz frequency state and  $P_{DC} = 52.5$  mW for the 140 GHz frequency state.

Figure 7 shows a micrograph of the fabricated LNA. The LNA features an HBT-switch area of  $45.4 \mu\text{m} \times 23.6 \mu\text{m}$ , which is much smaller than the RF-MEMS switch area ( $260 \mu\text{m} \times 118 \mu\text{m}$ ) of the previous LNA presented in [17]. The chip and core areas are  $A_{CHIP} = 515 \mu\text{m} \times 382 \mu\text{m}$  and  $A_{CORE} = 331 \mu\text{m} \times 274 \mu\text{m}$ , which supposes an area reduction of 23.4% and 15.2%, respectively, compared to [17].




**Figure 7.** Micrograph of the frequency-switchable LNA including and HBT-RF switch fabricated in a SG13G2 0.13  $\mu\text{m}$  SiGe:C BiCMOS technology from IHP [25]. Dimensions are:  $A_{CHIP} = 515 \mu\text{m} \times 382 \mu\text{m}$  and  $A_{CORE} = 331 \mu\text{m} \times 274 \mu\text{m}$ . The HBT-RF switch area is:  $45.4 \mu\text{m} \times 23.6 \mu\text{m}$ .


### 3. Results and Discussion

#### 3.1. S-Parameter Simulation and Measurement


The S-parameters of the fabricated frequency-switchable LNA were experimentally characterized from 110 to 170 GHz on a semi-automated wafer probe station with a setup from Rohde & Schwarz, consisting of a 4 port ZVA24 as vector network analyzer and two ZVA170 millimeter-wave converters (Figure 8). The Cascade Microtech 75  $\mu\text{m}$ -pitch infinity(R) GSG waveguide probes were connected via WR6 waveguide s-bends to the millimeter-wave converters. For the calibration, the impedance standard substrate (ISS 138–356) was placed together with an RF absorber on an auxiliary ceramic chuck and a full two-port LRRM calibration was performed. The applied bias voltage  $V_{CC}$  (Figure 1) was  $V_{CC} = 2.5$  V and the input RF power was  $-20$  dBm. Figures 9 and 10 compare the measured and simulated LNA S-parameters for the lower-frequency state (120 GHz) and upper-frequency state (140 GHz), respectively. The LNA features a measured  $|S_{21}|$ ,  $|S_{11}|$ ,  $|S_{12}|$ , and  $|S_{22}|$  of 14.2,  $-6.6$ ,  $-46$ , and  $-8.1$  dB respectively for the lower-frequency state, and 14.2,  $-14$ ,  $-37.9$ , and  $-2.5$  dB respectively for the upper-frequency state. These results are in good agreement with simulations.



**Figure 8.** 110–170 GHz S-parameter measurement setup using a semi-automated wafer probe station.



**Figure 9.** Measured and simulated LNA S-parameters for the lower-frequency state (120 GHz). (a)  $S_{21}$  and  $S_{11}$ ; (b)  $S_{12}$  and  $S_{22}$ .




**Figure 10.** Measured and simulated LNA S-parameters for the upper-frequency state (140 GHz). (a)  $S_{21}$  and  $S_{11}$ ; (b)  $S_{12}$  and  $S_{22}$ .

### 3.2. Noise-Figure ( $F$ ) Simulation and Measurement

The noise figure  $F$  was measured for both frequency states. The measurement was also carried out on wafer using the Y-factor method. The measurement setup is described in [20]. Hot and cold noise temperatures are produced by a noise diode Elva-1 ISSN-06. The noise power is down-converted to a 50 MHz IF using a subharmonic mixer with amplifier-multiplier chain as LO (MixAMC-192, Virginia Diodes Inc., Charlottesville, VA, USA), and measured using a noise figure analyzer Agilent N8973A (now Keysight Santa Rosa, CA, USA).

The simulated  $F$  is compared to the measured results for the lower- and upper-frequency states in Figure 11. The measured  $F$  is 8.2 dB for both lower- and upper-frequency states, in close agreement with simulation.




**Figure 11.** Measured and simulated LNA noise figure. (a) Lower-frequency state (120 GHz); (b) upper-frequency state (140 GHz).

The noise-figure peak shift in low-frequency state is attributed to the EM simulation which underestimates the small inductance associated to the metallization and via holes connecting each transistor emitter of the HBT switch.

### 3.3. Stability ( $\mu$ -Factor) Simulation and Measurement

The stability of the LNA was assessed using the  $\mu$  and  $\mu'$  factors [26]. According to the simulations performed from DC to 170 GHz, the LNA is unconditionally stable in all frequencies ( $\mu > 1$  and  $\mu' > 1$ ) for both lower- and upper-frequency states. The  $\mu$  and  $\mu'$  stability factors were also obtained from the measured results demonstrating that the LNA is unconditionally stable in the 110 to 170 GHz frequency band for both frequency states. As shown in Figure 12, the minimal calculated  $\mu$  and  $\mu'$  values obtained from the measurements are  $\mu = 1.07$  and  $\mu' = 1.82$  for the lower- frequency state, and  $\mu = 1.02$  and  $\mu' = 1.45$  for the upper-frequency state.






**Figure 12.** Stability factors ( $\mu$  and  $\mu'$ ) obtained from the measured  $S$ -parameters. (a) Lower-frequency state (120 GHz); (b) upper-frequency state (140 GHz).

3.4. Simulated 1-dB Gain Compression Point ( $P_{1dB}$ )

The 1-dB gain compression point ( $P_{1dB}$ ) was obtained from a non-linear simulation of the LNA. The LNA input power was swept from  $-50$  dBm to  $0$  dBm and the output power was simulated using the HBT non-linear model provided by the manufacturer. In Figure 13, the simulated output power is plotted vs. the input power and compared to the theoretical small-signal output power. It can be observed that the input-referred  $P_{1dB}$  is  $-12.4$  dBm for the lower-frequency state and  $-13.6$  dBm for the upper-frequency state.



**Figure 13.** Non-linear simulation of the LNA output power vs. input power. (a) Lower-frequency state (120 GHz); (b) upper-frequency state (140 GHz).

3.5. Discussion of Results

The LNA  $S$ -parameters and  $F$  measurements presented in Figures 9–11 are in good agreement with the simulations and well balanced at both frequency states. Indeed, it is observed that the gain ( $|S_{21}|$ ) and noise figure  $F$  feature the same measured values (14.2/14.2 dB and 8.2/8.2 dB) at 120/140 GHz, respectively. Thus, the frequency-reconfigurable LNA concept and design methodology is validated. Table 1 shows a comparison of the LNA measured parameters and those of other reconfigurable and

not-reconfigurable cascaded SiGe BiCMOS mm-wave LNAs reported in the literature. In order to evaluate and compare the LNA performance, a figure-of-merit (FoM) is defined as

$$FoM = \frac{1000 \times G \cdot P_{1dB}}{(F - 1) \cdot P_{DC} \cdot A} \quad (1)$$

where  $G$  is the LNA gain ( $G = |S_{21}|^2$ ) and the area  $A$  refers either to  $A_{CHIP}$  or  $A_{CORE}$ .

The proposed LNA exhibits the smallest area  $A$  (both  $A_{CHIP}$  and  $A_{CORE}$ ) and the highest FoM (save [11] and [17] at 143 GHz with a similar FoM). Compared to the frequency-reconfigurable LNAs based on RF-MEMS switches [15–17], it is more compact at the expense of a lower gain and higher  $P_{DC}$  in the upper-frequency state, and it exhibits the same (or very similar)  $F$  at comparable frequencies. Though the LNA was not designed for a maximal  $G$  or minimal  $F$ , but for a balanced  $G$  and  $F$  in the two frequency states, its  $F$  is comparable or better than [1,12] at similar frequencies, which are not reconfigurable and were optimized for low-noise performance.

**Table 1.** Comparison with other cascaded SiGe BiCMOS mm-wave LNAs.

	Technology ( $\mu\text{m}$ )	Frequency (GHz)	$G$ (dB)	$P_{1dB}$ (dBm)	$F$ (dB)	$P_{DC}$ (mW)	$A_{CHIP} / A_{CORE}$ ( $\text{mm}^2$ )	FoM
[1] †	0.13	158	24.1	−25.9	8.2	28	0.342/0.18 <sup>††</sup>	12.31/23.38
[10]	0.13	140	23.3	−33 <sup>**</sup>	5.5	12	0.393/0.231 <sup>††</sup>	8.92/15.17
[11]	0.13	130	24.3	−17.3	6.8	84	0.301/0.192 <sup>††</sup>	52.35/82.07
[12]	0.13	145	21		8.5	14.5	0.36/0.270 <sup>††</sup>	
[13]	0.09	140	30		6.2	45	0.525/0.115	
[14]	0.13	144.5	32.6	−37.6	5.1 <sup>++</sup>	28	1/0.6	5.05/8.42
[15]	0.25	60	20 <sup>*</sup>	−18 <sup>**</sup>	7 <sup>*</sup>	40	0.788/0.317 <sup>††</sup>	12.53/31.2
[15]	0.25	77	22 <sup>*</sup>	−18 <sup>**</sup>	8 <sup>*</sup>	40	0.788/0.317 <sup>††</sup>	15.01/37.31
[16]	0.25	24	25	−27 <sup>**</sup>	4.3 <sup>**</sup>	40	0.770/0.476 <sup>††</sup>	12.11/19.6
[16]	0.25	74	18	−18 <sup>**</sup>	8.5 <sup>**</sup>	40	0.770/0.476 <sup>††</sup>	5.34/8.63
[17]	0.13	125	18.2	−17.3 <sup>**</sup>	7	36.8	0.257/0.107	32.42/78.17
[17]	0.13	143	16.1	−15.9 <sup>**</sup>	7.7	36.8	0.257/0.107	22.65/54.6
<b>This</b>	<b>0.13</b>	<b>120</b>	<b>14.2</b>	<b>−12.4<sup>**</sup></b>	<b>8.2</b>	<b>37.5</b>	<b>0.197/0.091</b>	<b>37.34/80.99</b>
<b>This</b>	<b>0.13</b>	<b>140</b>	<b>14.2</b>	<b>−13.6<sup>**</sup></b>	<b>8.2</b>	<b>52.5</b>	<b>0.197/0.091</b>	<b>20.12/43.63</b>

† Cascode; \* Averaged; \*\* Simulated; ++ Estimated.

#### 4. Conclusions

A 120–140 GHz frequency-reconfigurable 0.13  $\mu\text{m}$  SiGe:C BiCMOS, very-compact D-band LNA has been presented. A single HBT switch is used in the inter-stage matching network to minimize size and design complexity. The HBT switch is composed of three transistors in parallel, featuring 0.36 dB switch-insertion loss in OFF state and 18.6 dB switch-isolation in ON state. The LNA size is minimized by using, in addition to a single HBT switch, a multimodal three-line-microstrip input-matching network. A systematic general procedure has been applied to design the input-, inter-stage- and output-matching networks to obtain a perfectly balanced gain and noise figure at both frequency states. The measured gain and noise figure are 14.2/14.2 dB and 8.2/8.2 dB at 120/140 GHz, respectively, in very good agreement with circuit/electromagnetic co-simulations. The chip and core areas (0.197/0.091  $\text{mm}^2$ ) are the smallest reported in the literature in this frequency band. The experimental results validate the design procedure and its analysis, and prove that reconfigurable devices based on HBTs can be a viable alternative to those based on MEMS switches whenever the performance specifications are not exceedingly demanding and compactness can be an issue (e.g., in space applications), besides saving cost and fabrication steps.

**Author Contributions:** Conceptualization, J.H., M.R., L.P. and M.K.; methodology, J.H., M.R. and L.P.; validation, S.T.W., A.G., M.W. and C.W.; formal analysis, J.H., M.R. and L.P.; investigation, S.T.W., A.G., M.W. and C.W.; resources, S.T.W., A.G., M.W., C.W. and M.K.; writing—original draft preparation, J.H., M.R. and L.P.; writing—review and editing, L.P., M.R., S.T.W. and M.K.; supervision, L.P., M.R. and M.K.

**Funding:** This research was funded by the Spanish MEC under Projects TEC2013-48102-C2-1/2-P and TEC2016-78028-C3-1-P, by the Spanish AEI under Grant Unidad de Excelencia Maria de Maeztu MDM-2016-0600, by the Catalan AGAUR under Grant 2017-SGR-00219, and by the Mexican CONACYT under Fellowship 410742.

**Acknowledgments:** The authors would like to thank Mikko Kantanen, MilliLab-VTT, for the noise-figure measurement and setup details.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Coen, C.T.; Ulusoy, A.Ç.; Song, P.; Ildefonso, A.; Kaynak, M.; Tillack, B.; Cressler, J.D. Design and On-Wafer Characterization of G-Band SiGe HBT Low-Noise Amplifiers. *IEEE Trans. Microw. Theory Techn.* **2016**, *64*, 3631–3642. [CrossRef]
2. Valenta, V.; Schumacher, H.; Tolunay Wipf, S.; Wietstruck, M.; Göritz, A.; Kaynak, M.; Winkler, W. Single-chip Transmit-Receive Module with a Fully Integrated Differential RF-MEMS Antenna Switch and a High-Voltage Generator for F-Band Radars. In Proceedings of the 2015 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Boston, MA, USA, 26–28 October 2015; pp. 40–43.
3. ITU Radio Regulations. Available online: <https://www.itu.int/pub/R-REG-RR> (accessed on 17 July 2019).
4. Millimetre Wave Transmission (mWT); Analysis of Spectrum, License Schemes and Network Scenarios in the D-band. Available online: <http://www.etsi.org/standards-search> (accessed on 17 July 2019).
5. Fujimoto, R.; Motoyoshi, M.; Takano, K.; Fujishima, M. A 120 GHz/140 GHz Dual-Channel OOK Receiver Using 65 nm CMOS Technology. *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.* **2013**, *E96-A*, 486–493. [CrossRef]
6. Leufker, J.D.; Fritsche, D.; Tretter, G.; Carta, C.; Ellinger, F. Dualband 180 GHz and 205 GHz Medium-Power High-Gain Amplifier on 130 nm BiCMOS. In Proceedings of the 2016 21st International Conference on Microwave, Radar and Wireless Communications (MIKON), Krakow, Poland, 9–11 May 2016.
7. Kueppers, S.; Cetinkaya, H.; Pohl, N. A Compact 120 GHz SiGe:C based  $2 \times 8$  FMCW MIMO Radar Sensor for Robot Navigation in Low Visibility Environments. In Proceedings of the 14th European Radar Conference (EuRAD), Nuremberg, Germany, 11–13 October 2017; pp. 122–125.
8. Tolunay Wipf, S.; Göritz, A.; Wietstruck, M.; Wipf, C.; Tillack, B.; Kaynak, M. D-Band RF-MEMS SPDT Switch in a 0.13  $\mu\text{m}$  SiGe BiCMOS Technology. *IEEE Microw. Wireless Compon. Lett.* **2016**, *26*, 1002–1004. [CrossRef]
9. Heinemann, B.; Rücker, H.; Barth, R.; Bärwolf, F.; Drews, J.; Fischer, G.G.; Fox, A.; Fursenko, O.; Grabolla, T.; Herzel, F.; Katzer, J.; et al. SiGe HBT with  $f_T/f_{\text{max}}$  of 505 GHz/720 GHz. In Proceedings of the 2016 International Electron Device Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2016; pp. 3.1.1–3.1.4.
10. Ulusoy, A.Ç.; Song, P.; Khan, W.T.; Kaynak, M.; Tillack, B.; Papapolymerou, J.; Cressler, J.D. A SiGe D-Band Low-Noise Amplifier Utilizing Gain-Boosting Technique. *IEEE Microw. Wireless Compon. Lett.* **2015**, *25*, 61–63. [CrossRef]
11. Hou, D.; Xiong, Y.-Z.; Goh, W.-L.; Hong, W.I.; Madhian, M. A D-Band Cascode Amplifier With 24.3 dB Gain and 7.7 dBm Output Power in 0.13  $\mu\text{m}$  SiGe BiCMOS Technology. *IEEE Microw. Wireless Compon. Lett.* **2012**, *22*, 191–193. [CrossRef]
12. Zhang, B.; Xiong, Y.-Z.; Wang, L.; Hu, S.; Li, L.-W. Gain-enhanced 132–160 GHz low-noise amplifier using 0.13  $\mu\text{m}$  SiGe BiCMOS. *Electron. Lett.* **2012**, *48*, 257–259. [CrossRef]
13. Yishay, R.B.; Shumaker, E.; Elad, D. A 122–150 GHz LNA with 30 dB gain and 6.2 dB noise figure in SiGe BiCMOS technology. In Proceedings of the IEEE 15th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), San Diego, CA, USA, 26–28 January 2015; pp. 15–17.
14. Turkmen, E.; Burak, A.; Guner, A.; Kalyoncu, I.; Kaynak, M.; Gurbuz, Y. A SiGe HBT D-Band LNA With Butterworth Response and Noise Reduction Technique. *IEEE Microw. Wireless Compon. Lett.* **2018**, *28*, 524–526. [CrossRef]
15. Ulusoy, A.Ç.; Kaynak, M.; Purtova, T.; Tillack, B.; Schumacher, H. A 60 to 77 GHz Switchable LNA in an RF-MEMS Embedded BiCMOS Technology. *IEEE Microw. Wireless Compon. Lett.* **2012**, *22*, 430–432. [CrossRef]
16. Ulusoy, A.Ç.; Kaynak, M.; Purtova, T.; Tillack, B.; Schumacher, H. 24 to 79 GHz frequency band reconfigurable LNA. *Electron. Lett.* **2012**, *48*, 1598–1600. [CrossRef]

17. Heredia, J.; Ribó, M.; Pradell, L.; Tolunay Wipf, S.; Göritz, A.; Wietstruck, M.; Wipf, C.; Kaynak, M. A 125–143-GHz Frequency-Reconfigurable BiCMOS Compact LNA Using a Single RF-MEMS Switch. *IEEE Microw. Wireless Compon. Lett.* **2019**, *29*, 339–341. [[CrossRef](#)]
18. Dafna, Y.; Cohen, E.; Socher, E. A wideband 95–140 GHz high efficiency PA in 28 nm CMOS. In Proceedings of the IEEE 28-th Convention of Electrical and Electronics Engineers in Israel (IEEEI), Eliat, Israel, 3–5 December 2014.
19. Kim, D.-H.; Kim, D.; Rieh, J.S. A D-Band CMOS Amplifier With a New Dual-Frequency Interstage Matching Technique. *IEEE Trans. Microw. Theory Tech.* **2017**, *65*, 1580–1588. [[CrossRef](#)]
20. Parveg, D.; Varonen, M.; Karaca, D.; Vahdati, A.; Kantanen, M.; Halonen, K.A.I. Design of a D-Band CMOS Amplifier Utilizing Coupled Slow-Wave Coplanar Waveguides. *IEEE Trans. Microw. Theory Tech.* **2018**, *66*, 1359–1373. [[CrossRef](#)]
21. Schmalz, K.; Borngräber, J.; Mao, Y.; Rucker, H.; Weber, R. A 245 GHz LNA in SiGe Technology. *IEEE Microw. Wireless Compon. Lett.* **2012**, *22*, 533–535. [[CrossRef](#)]
22. Tripathi, K.V. Asymmetric Coupled Transmission Lines in an Inhomogeneous Medium. *IEEE Trans. Microw. Theory Tech.* **1975**, *23*, 734–739. [[CrossRef](#)]
23. Scanlan, J.O. Theory of Microwave Coupled-Line Networks. *Proc. IEEE* **1980**, *68*, 209–231. [[CrossRef](#)]
24. Schmid, R.L.; Ulusoy, A.Ç.; Song, P.; Cressler, J.D. A 94 GHz, 1.4 dB Insertion Loss Single-Pole Double-Throw Switch Using Reverse-Saturated SiGe HBTs. *IEEE Microw. Wirel. Compon. Lett.* **2014**, *24*, 56–58. [[CrossRef](#)]
25. Rucker, H.; Heinemann, B.; Fox, A. Half-Terahertz SiGe BiCMOS Technology. In Proceedings of the IEEE 12th Topical Meetings on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), Santa Clara, CA, USA, 16–18 January 2012; pp. 133–136.
26. Edwards, M.L.; Sinsky, J.H. A new criterion for linear 2-port stability using a single geometrically derived parameter. *IEEE Trans. Microw. Theory Tech.* **1992**, *40*, 2303–2311. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).