

Vertical GeSn Nanowire MOSFETs for CMOS Beyond Silicon

Mingshan Liu¹, Yannik Junk^{1,2}, Yi Han¹, Dong Yang^{1,2}, Jin Hee Bae¹, Marvin Frauenrath^{3,4},
Jean-Michel Hartmann^{3,4}, Zoran Ikonc⁵, Florian Bärwolf⁶, Andreas Mai⁶, Detlev Grützmacher¹,
Joachim Knoch², Dan Buca¹, and Qing-Tai Zhao^{1*}

¹Institute of Semiconductor Nanoelectronics, Peter Grünberg Institute 9 (PGI 9) and JARA-Fundamentals of Future Information Technologies, Forschungszentrum Juelich, 52428, Germany.

²Institute of Semiconductor Electronics, RWTH Aachen University, 52056 Aachen, Germany.

³CEA, LETI, MINATEC Campus, F-38054 Grenoble, France.

⁴University of Grenoble Alpes, F-38000 Grenoble, France

⁵Pollard Institute, School of Electronic and Electrical Engineering, University of Leeds, Leeds LS2 9JT, United Kingdom.

⁶IHP- Innovations for High Performance Microelectronics, Frankfurt (Oder), 15236, Germany

Abstract

The continued downscaling of silicon CMOS technology presents challenges for achieving the required low power consumption. While high mobility channel materials hold promise for improved device performance at low power levels, a material system which enables both high mobility n-FETs and p-FETs, that is compatible with Si technology and can be readily integrated into existing fabrication lines is required. Here, we present high performance, vertical nanowire gate-all-around FETs based on the GeSn-material system grown on Si. While the p-FET transconductance is increased to 850 $\mu\text{S}/\mu\text{m}$ by exploiting the small band gap of GeSn as source yielding high injection velocities, the mobility in n-FETs is increased 2.5-fold compared to a Ge reference device, by using GeSn as channel material. The potential of the material system for a

24 future beyond Si CMOS logic and quantum computing applications is demonstrated via a GeSn
25 inverter and steep switching at cryogenic temperatures, respectively.

26 **Introduction**

27 The past decades have witnessed an enormous increase in information processing and data transfer
28 fueled by the extraordinary progress of micro- and nanoelectronics devices and circuits. This
29 evolution is accelerated even more currently by the rapid development of the Internet of Things¹,
30 neuromorphic computing and quantum computing which require substantially more energy
31 efficient electronics. However, the remarkably successful down-scaling of conventional
32 complementary metal oxide semiconductor (CMOS) technology on silicon is reaching physical
33 and technological limitations. Moreover, Si CMOS devices working at deep cryogenic
34 temperatures, which are used as control and readout circuits of qubits in a quantum computing
35 system face a big challenge of scaling of the subthreshold swing to reduce the applied voltage. All
36 these facts have spurred research towards alternative solutions. At cryogenic temperatures While
37 devices relying on a different working principle (e.g. band-to-band tunneling^{2,3}, negative
38 capacitance transistors⁴) do not yet offer satisfying properties, a larger performance boost of
39 CMOS devices is expected to be obtained by replacing silicon with new, higher carrier mobility
40 semiconductors in order to fulfill the ultra-low power requirements for both high performance room
41 temperature and cryogenic applications.

42 A large range of materials including III-V semiconductors⁵ as well as more exotic materials, such
43 as carbon nanotubes⁶ and 2D materials⁷ have been investigated. Among them indium based III-V
44 compounds, such as InAs^{8,9}, InGaAs^{2,10} or InSb^{9,11}, exhibit a very high electron mobility of about
45 $10^5 \text{ cm}^2/\text{Vs}$ and could thus be options for n-channel MOS field effect transistors (MOSFETs).
46 Antimony based materials, like GaSb and InSb can provide higher bulk hole mobility than silicon
47 ¹², however, the poor high-k/III-V interface with high density of interface states (D_{it}) degrades the

48 p-channel MOSFET drastically¹³. On the other hand, Germanium provides the highest hole
49 mobility among bulk semiconductors¹⁴⁻¹⁷. However, its electron mobility is rather low. In addition,
50 Ge suffers from a reduced maximum possible donor concentration, a high density of interface states
51 at the high-k dielectric/Ge interface and Fermi level pinning at metal/Ge contacts^{18,19,20-22}. Hence,
52 heterointegration of III-V semiconductors with Ge has been proposed to simultaneously benefit
53 from high performance n- / p-channel MOSFETs^{12,23}. This is a formidable task due to the mostly
54 incompatible processing technologies of the two material classes. As a result, CMOS functionality
55 has not yet been demonstrated so far in a new material system that can be integrated monolithically
56 on silicon and provides high mobilities for both electrons and holes. From this point of view, newly
57 developed group IV GeSn alloys are highly attractive for future nanoelectronics since they exhibit
58 a number of unique properties²⁴.

59 GeSn alloys offer a tunable energy bandgap by varying the Sn content and adjustable band off-sets
60 in epitaxial heterostructures with Ge and SiGe. In fact, a recent report has shown that the use of
61 Ge_{0.92}Sn_{0.08} as source on top of Ge nanowires (NWs) significantly enhances the p-MOSFET
62 performances²⁵. Lowering the band edge of the conduction band Γ -valley yields the advantage of
63 low effective masses and thus high electron mobilities, as demonstrated in planar long channel
64 GeSn n-FETs²⁶⁻²⁸ and FinFETs^{29,30}. Even more, at about 8 at.% Sn composition³¹ for a cubic
65 lattice, or 5 at.% Sn under 1% biaxial tetragonal tensile strain³², the GeSn alloy becomes a direct
66 bandgap semiconductor, a unique property in group-IV semiconductors. This property was recently
67 exploited leading to breakthrough results in photonics, like optically and electrically driven GeSn
68 lasers and mid-infrared imagers integrated on Si³²⁻³⁴. Furthermore, pioneering works on spin-orbit
69 coupling, spin transport³⁵ and thermoelectric properties³⁶ of GeSn underline the potential of such
70 alloys. In addition to their unprecedented electro-optical properties, a major advantage of GeSn
71 binaries is also that they can be grown in the same epitaxy reactors as Si and SiGe alloys, enabling

72 an all-group IV optoelectronic semiconductor platform that can be monolithically integrated on Si.
73 However, despite all these advantages and research interests, CMOS functionality has not been
74 demonstrated yet in GeSn semiconductors.

75 This work presents top-down fabricated vertical GeSn-based gate-all-around (GAA) nanowire
76 MOSFETs (VFETs) with nanowire (NW) diameters down to 25 nm. Two epitaxial heterostructures,
77 GeSn/Ge/Si and Ge/GeSn/Ge/Si, are designed to facilitate the co-optimization of p- and n-VFETs,
78 respectively. The GeSn- based devices are compared with all-Ge devices with identical fabrication
79 and benchmarked against literature data. Finally, CMOS functionality is demonstrated by a GeSn
80 based hybrid CMOS inverter. Last but not least, the same GeSn n-VFET devices show exciting
81 switching properties at low temperatures closing the requirements for cryogenic quantum
82 computing. The present advances presented here are an important step to bring the GeSn
83 semiconductor into CMOS electronics and, together with the successful research in GeSn based
84 photonics, may finally lead to the long desired entirely group-IV monolithically integrated
85 electronic-photonic circuits.

86 **Results and Discussion**

87 **GeSn/Ge CMOS concept.** The CMOS concept discussed in this work, as shown in Fig. 1a,
88 is based on the use of different heterostructures designed to yield high performance p- and n-type
89 VFETs (Fig. 1b) considering high mobility channels, highly doped source/drain regions, low
90 contact resistance on top of the nanowires, and reduced gate induced drain leakage (GIDL). For p-
91 VFETs, the channel can be Ge or GeSn. First, a simple design like p⁺-Ge_{0.92}Sn_{0.08}/Ge is adopted
92 for p-VFETs, where Ge that already provides high hole mobility is used as channel, and the source
93 is the smaller bandgap Ge_{0.92}Sn_{0.08} alloy in order to improve the carrier injection and reduce the
94 large NW top contact resistance²⁵. The drain region is again Ge to reduce the GIDL by band to

95 band tunneling which increases exponentially with the bandgap reduction³. For n-VFETs, n⁺-Ge_{1-x}Sn_x/i-Ge_{1-y}Sn_y/n⁺-Ge_{1-x}Ge_x (x≤y) heterostructures are designed. Here, the Ge_{1-y}Sn_y layer is used
96 as the high electron mobility channel, and the relative larger bandgap Ge_{1-x}Sn_x layer (x<y) forms
97 the source/drain regions to reduce the GIDL. For a systematic comparison Ge as source/drain
98 regions for n-VFETs were firstly fabricated to underline the GeSn channel electron mobility
99 improvements and to better compare with the later discussed all-GeSn-VFETs. There, the GeSn
100 source/drain regions can have the additional advantage of allowing higher n-type doping thus much
101 lower contact resistance in comparison with Ge source/drain.
102

103 The vertical MOSFET design enables the exploitation of electronic band engineering and
104 *in-situ* doping via epitaxial growth with defect-free source/channel/drain interfaces²⁵. Such
105 GeSn/Ge and Ge_{1-x}Sn_x/Ge_{1-y}Sn_y/Ge_{1-x}Ge_x heterostructures can be realized by selective epitaxy, a
106 well-developed process option for Si-based materials. Here, in order to demonstrate the concept
107 easily, the p-VFETs and n-VFETs were fabricated separately on dedicated grown wafers.

108 The epitaxial stacks are grown by reduced pressure chemical vapor deposition (RP-CVD)
109 method on Ge buffered 200 mm Si(100) wafers. Details on layers growth and their characterization
110 are given in the Supplementary Information. Patterning of GeSn/Ge stacks into thin vertical NWs
111 results in anisotropic strain relaxation, leading to changes in electronic bands energies. The lattice
112 strain of as-grown structures was extracted from X-ray diffraction while the tetragonal in-plane
113 and out-of-plane strains in the NW are modelled using finite-element³⁷ and atomistic modelling³⁸.
114 The strain values are then used to calculate the corresponding electronic bands alignment by 8-
115 band k·p method^{25,39}. To simplify the computation, no doping is considered in the NW structures.

116 While the concept of p-VFET was demonstrated in a previous paper²⁵. Here we underline
117 the n-VFETs and the CMOS inverter proof of principle. The in-plane strain, $\epsilon_{xx} = \epsilon_{yy}$ along the z-

118 direction and band energy for Ge/Ge_{0.95}Sn_{0.05}/Ge vertical NWs ($x=0.0, y=0.05$) with diameters of
119 20 nm and 65 nm (Figure 1c) are shown in Figures 1d, e. While the L-valley energy E_L is lower
120 than the Γ -valley energy E_Γ , the Ge_{0.95}Sn_{0.05} NW channel exhibits an indirect bandgap
121 independently of strain relaxation. Energies for heavy holes (HH) and light holes (LH) have only
122 a slight difference at the interface. For such heterostructure, the in-plane strain at the interface is
123 maximum at the center of the NW and decreases along the radius, reaching zero at the NW surface.
124 The carrier transport along the NW surface is thus different from that in the center, especially for
125 NWs with larger diameters. No other induced strain, e.g. arising from the gate stack itself, is
126 considered in the band structure calculation.

127 Similar band energy calculations for intrinsic Ge_{1-x}Sn_x/Ge_{1-y}Sn_y vertical NWs (Figure 1f)
128 with $x=0.05/ y=0.08$ and $x=0.08/y=0.10$, and a NW diameter of 20 nm are presented in Figures 1g,
129 h. The Ge_{0.95}Sn_{0.05} source still exhibits an indirect bandgap while the fully relaxed Ge_{0.92}Sn_{0.08}
130 channel has a direct bandgap of 0.62 eV (E_Γ) (Fig. 1g). For the Ge_{0.92}Sn_{0.08}/ Ge_{0.90}Sn_{0.10} NW stack
131 both layers are direct bandgap semiconductors, and the lower bandgap of 0.56 eV Ge_{0.90}Sn_{0.10}
132 channel provides higher electron mobility.

133 **Vertical GeSn/Ge GAA NW CMOS process technology.** For n-VFET we start with
134 Ge/Ge_{0.95}Sn_{0.05}/Ge ($x=0/y=0.05$) heterostructure as indicated in Figure 1c. A cross-section
135 transmission electron micrograph (TEM) of the Ge/GeSn/Ge heterostructure used for n-VFETs is
136 shown in Fig. 2a. The Ge layer is phosphorous (P) doped while the GeSn channel layer is intrinsic.
137 Vertical GAA NW transistors were processed using a top-down approach employing standard Si
138 CMOS technology (see Methods). The same processing steps and gate stacks are used for the
139 fabrication of both n- and p-type VFETs. Scanning electron microscopy (SEM) images of etched
140 NWs with a height of about 210 nm and diameters of 25 nm and 65 nm are shown in Fig. 2b,c. A

141 cross-section TEM micrograph of a final 80 nm diameter Ge/GeSn/Ge GAA vertical NW n-FET
142 with a wrapped-around TiN/HfO₂ gate stack is shown in Fig. 2d. An energy dispersive X-ray
143 spectroscopy (EDX) mapping for Ni, Ti and Sn elements is shown in the inset. The top Al/Ti
144 contact is isolated from the TiN gate by a planarization spin-on-glass (SOG) layer. The gate oxide
145 consists of a ~1 nm Al₂O₃ interfacial layer and with 5 nm HfO₂ (inset). The smoothness of the
146 interfaces with inter-diffusion is seen in the high-resolution (HR) TEM micrograph shown in the
147 lower inset in Fig. 2e. An EDX mapping of elements and a HR-TEM image of the top NiGeSn
148 metal contact are provided in Fig. 2e for a p-VFET. More process details can be found in
149 Supplementary Figure S2.

150 **Electrical characterization of GeSn/Ge GAA NW p-VFET.** A fabricated GeSn/Ge p-VFET is
151 shown schematically in Fig. 3a, where the top GeSn layer is used as source. Different from the
152 previous results²⁵ where 9 nm thick Al₂O₃ was used as the gate dielectric here we employed a
153 5nm HfO₂ and 1 nm Al₂O₃ as the gate oxide to reduce the equivalent oxide thickness (EOT). The
154 I_D-V_{GS} transfer and I_D-V_{DS} output characteristics of a single vertical Ge_{0.92}Sn_{0.08}/Ge GAA nanowire
155 p-VFET with a diameter of 25 nm are shown in Fig. 3b-c. The drain current, I_D, is normalized to
156 the NW perimeter. The low subthreshold swing (SS) of 67 mV/decade, the high on-current/off-
157 current (I_{ON}/I_{OFF}) ratio and the good saturation reflect the excellent electrostatic control of the
158 gate. The comparison with a p-VFET with a diameter of 65 nm (Fig. 3a) shows the impact of the
159 NW diameter down-scaling: it improves SS but it reduces the on-current, due to a high contact
160 resistance on top of the NW. A peak G_m of >850 μS/μm, much higher than for state-of-the-art
161 GeSn based devices^{40,41}, is achieved for 65 nm diameter NW p-VFETs (Fig. 3d). The G_m decrease
162 with the decreasing NW diameter, as shown in Fig. 3e, is attributed to contact resistance
163 increase for narrower NW devices. Solutions to further reduce the contact resistance are the

164 using selective growth on top of the nanowire, to increase the contact area for small NWs, and
165 to increase the doping of the GeSn layer. The SS improvement by down-scaling the NW
166 diameter (Fig. 3e) confirms the improved gate controllability for smaller diameter NWs.
167 Compared to devices from the literature, with Al₂O₃ as gate oxide²⁵, the use of a thin and
168 higher-*k* HfO₂ dielectric reduces EOT, and consequently, offers higher on-currents, larger I_{ON}/I_{OFF}
169 ratios and transconductance. A detailed comparison with larger EOT and Ge homojunction NW
170 devices is presented in Supplementary Information to further demonstrate the device
171 performance improvements by using GeSn as source and EOT scaling. A SS benchmark for
172 various NW diameters Ge(Sn) NW pFETs is presented in Fig. 3f, showing much better SS than
173 those GeSn devices with a similar NW diameter^{40–42}. The present Ge_{0.92}Sn_{0.08}/Ge NW p-FETs are
174 comparable with in-plane (horizontal) NW GeSn channel p-FETs with 1.5 nm and 3.5 nm
175 diameters Ref [42]⁴³. In short, the performance boost of vertical GeSn/Ge NW p-FETs is
176 attributed to the small contact resistance of the GeSn source, 3D nanowire geometry and
177 excellent surface passivation.

178 **Vertical Ge/GeSn/Ge GAA NW n-FET characteristics.** The fabrication of Ge n-MOSFETs, as
179 mentioned in the introduction, is very challenging. Here, we show that the use of GeSn channel
180 significantly improves device performance. The vertical Ge/Ge_{0.95}Sn_{0.05}/Ge NW GAA n-type
181 VFET structure is shown in Fig. 4a. The fabrication methodology uses the same processes as for
182 the GeSn/Ge p-VFETs (see Supplementary Information for details).

183 The figures of merit of a vertical Ge_{0.95}Sn_{0.05} channel GAA NW n-VFET, in comparison with a
184 vertical all-Ge homojunction GAA NW n-VFET, are presented in Fig. 4. Both devices have a NW
185 diameter of 25 nm and a gate length of 100 nm. The homojunction Ge device has a SS of
186 136 mV/dec and an I_{ON}/I_{OFF} ratio of $\sim 1 \times 10^4$ at V_{DS} = 0.5 V, which are comparable to those in state-

187 of-the-art horizontal Ge NW n-FETs^{22,44}. Using Ge_{0.95}Sn_{0.05} channel improves the *SS*, which drops
 188 down to 92 mV/dec, and results in higher I_{ON}/I_{OFF} ratio (~1.3×10⁴) and larger on-currents (Fig. 4b).
 189 The strong enhancement is clearly reflected also in the transconductance characteristics (Fig. 4c)
 190 with G_{max} ~290 μS/μm peak for GeSn which is 2.5 times larger than the 112 μS/μm obtained for
 191 the Ge device. The *SS* decreases by reducing the NW diameter due to the improved gate control
 192 for small NWs (Fig. 4d), while the G_m peak value increases with increasing NW diameter, reaching
 193 a high value of 640μS/μm for 65 nm diameter n-VFET (Fig. 4d). The higher on-current and
 194 transconductance are most likely due to the larger electron mobility in the GeSn channel. An
 195 estimation of the mobility ratio between GeSn and Ge channels is given by the Y-function⁴⁵:

$$196 \quad Y = \frac{I_D}{\sqrt{G_m}} = \sqrt{\frac{W}{L} C_{ox} \mu_0 V_{DS}} \times (V_{GS} - V_{TH}) \quad (1)$$

197 Where *W* and *L* are the gate width (here, the NW perimeter) and channel length, *C_{ox}* the gate oxide
 198 capacitance and *μ₀* the intrinsic mobility. For details about the Y-function see the Supplementary
 199 Information. Therefore, plotting *Y* as a function of *V_{GS}* yields a line (Fig. 4d) with a slope *A* of:

$$200 \quad A = \sqrt{\frac{W}{L} C_{ox} \mu_0 V_D} \quad (2)$$

201 The mobility ratio is obtained from the slope of the line, *A_{GeSn}* for the GeSn device and *A_{Ge}* for the
 202 Ge transistor (Fig. 4e), under the reasonable assumption that the device dimensions *W*, *L*, and gate
 203 oxide thickness are the same for both devices, in line with the fabrication procedure.

$$204 \quad \frac{\mu_0(GeSn)}{\mu_0(Ge)} = \left(\frac{A_{GeSn}}{A_{Ge}} \right)^2 = 2.6 \quad (3)$$

205 It is certainly impressive that a GeSn alloy with just 5 at.% Sn improves the electron mobility by
 206 260% compared to the Ge NW device. However, this is in-line with the large transconductance

207 improvement. In addition to the higher electron mobility arising from increased electron population
208 of the lower effective mass Γ -valley, the use of GeSn as channel offers a lower density of interface
209 states with HfO₂ dielectrics compared to Ge channel^{26,28}. Benchmarking the *SS* as a function of
210 the I_{ON}/I_{OFF} ratio with state-of-the-art GeSn n-FETs^{27-30,46,47} (Fig. 4f) indicates that the current
211 GeSn n-VFETs are comparable to 17 nm diameter horizontal Ge_{0.98}Sn_{0.02} NW n-FETs from
212 Ref.[46]⁴⁷ with source/drain doping an order of magnitude higher than here.

213 **GeSn CMOS Inverter.** A CMOS inverter is a basic circuitry of logic integrated circuits (ICs)
214 demonstrating the integration potential of the developed n- and p-VFETs. The GeSn CMOS
215 inverter concept shown in Fig. 1b is experimentally demonstrated using p- and n- VFETs presented
216 above, by externally connecting a GeSn/Ge GAA NW p-VFET and a Ge/GeSn/Ge n-VFET via Al wires,
217 as schematically indicated in the inset of Fig. 5a. The I_D - V_{GS} characteristics for both n- and p-VFETs
218 are presented in Fig. 5a. They are symmetric around -0.3V in terms of I_{ON} , *SS*, and DIBL. The
219 performance symmetry can be adjusted to 0 V by a proper choice of gate metals with appropriate
220 work-functions, as typically done in Si CMOS inverters^{48,49}. The voltage transfer characteristics
221 (VTC) of the inverter for supply voltage, V_{DD} , varying from 0.2 V to 1 V, show a very decent
222 transition at around $-0.3 V + V_{DD}/2$. The shift of -0.3V is due to the un-matched threshold voltage
223 V_{TH} (cf. Fig. 5b). The apparent degradation in the high V_{IN} regime is caused by the poor saturation
224 of the n-VFET (see I_D - V_{DS} characteristics in Fig. 5a) and high off-currents for pull-up the p-VFET.
225 The voltage gain shows a maximum value of ~ 18 at $V_{DD} = 0.8$ V (Fig. 5c).

226 This demonstration of a GeSn CMOS inverter underlines the advantages of GeSn alloys for high
227 performance nanoelectronics. Further improvements are at hand and include the implementation a
228 self-alignment of gate and channel via an insulating layer between the gate and the substrate, or the
229 use of an all-GeSn heterostructure for the n-type as shown in Fig. 6 and discussed in the following.

230 Despite the proof-of-principle for device performance enhancement brought by the GeSn channel,
231 the n-VFET device is still limited by the use of Ge as source and drain (S/D) regions. The high S/D
232 series resistance and super-linear I_D - V_D characteristics at small V_{DS} (Fig. 5a) originates from the
233 low P solubility in Ge. For the case of CVD growth the maximum active P concentration is limited
234 to $\sim 2 \times 10^{19} \text{ cm}^{-3}$ ^{50,51}, resulting in a Schottky contact and thus, a poor saturation of the I_D - V_{DS}
235 characteristics. This disadvantage is alleviated in GeSn alloys to fabricate all-GeSn n-VFET as
236 illustrated in Fig.1, where a P doping concentration of about $1 \times 10^{20} \text{ cm}^{-3}$ in GeSn is readily
237 achieved. The use of lower Sn content alloys, i.e. $\text{Ge}_{0.95}\text{Sn}_{0.05}$, as first epitaxial layer relaxes the
238 growth constraints, allowing a thick GeSn layer with a larger Sn content to be pseudomorphically
239 grown. The sketch of an all- $\text{Ge}_{0.922}\text{Sn}_{0.078}$ n-VFET with S/D layers doped with phosphorous to
240 $7 \times 10^{19} \text{ cm}^{-3}$ is shown in Fig. 6a. The transfer characteristic of the device, measured at 300K, shows
241 a subthreshold swing of 120 mV/dec, similar to the Ge/ $\text{Ge}_{0.95}\text{Sn}_{0.05}$ /Ge n-VFET discussed above.
242 However, the use of a smaller bandgap drain layer increases the GIDL, due to enhanced band-to-
243 band tunneling, leading to a lower I_{ON}/I_{OFF} ratio. This can be solved by using a larger bandgap
244 material, meaning lower Sn content i.e. <5% Sn, while maintaining a high Sn content (>8% Sn) in
245 the channel to improve the electron mobility, as discussed in Fig.1 and SI.

246 Interestingly, the low temperature measurement shows an additional application direction of the
247 all-GeSn MOSFETs: cryogenic control electronics for quantum computing. Measurements at 12 K
248 not only reduce the off-currents due to the suppressed the trap assisted tunneling (TAT) and thus,
249 achieve an I_{ON}/I_{OFF} ratio of 10^6 , but offer an SS of 20 mV/dec below the threshold voltage, V_{th} ,
250 following the Boltzmann scaling of $\frac{kT}{q}$ without saturation (Fig. 6c inset). The inverse slope S_{inf} ,
251 measured at the inflection region ranging from V_{th} to $V_{th}+0.1 \text{ V}$ is only 126 mV/dec, much smaller
252 than $S_{inf} = 332 \text{ mV/dec}$ reported⁵², in the same voltage range, for Si nanowire MOSFET with a NW

253 cross section of $20 \times 20 \text{ nm}^2$. This makes the GeSn device very interesting while the conventional
254 cryogenic Si CMOS meets a big challenge called “inflection phenomenon”⁵³. In Si CMOS the
255 often-observed saturation of SS in the $\log I_D \sim V_{GS}$ linear region at temperatures $< 50 \text{ K}$ and the large
256 S_{inf} necessitate higher applied drive voltages prohibiting the low power levels needed for cryogenic
257 control electronics (see Fig. S7/8), the lower S_{inf} and no saturation of SS with the temperature in
258 the all- GeSn n-VFET at cryogenic temperature show high potential for quantum computing
259 applications.

260 **Conclusions**

261 Vertical gate all-around GeSn/Ge p-FETs and Ge/GeSn/Ge n-FETs with nanowire
262 diameters down to 25 nm were fabricated and characterized. The small bandgap GeSn alloy used
263 on top of the nanowire significantly boosts the Ge channel p-VFETs performances, offering
264 subthreshold swings as low as 67 mV/dec and very high transconductances of up to $850 \mu\text{S}/\mu\text{m}$.
265 For n-VFETs the $\text{Ge}_{0.95}\text{Sn}_{0.05}$ alloy used as a channel material led to an improved SS , a much higher
266 $I_{\text{on}}/I_{\text{off}}$ ratio, a 2.5 times higher transconductance, and 2.6 times higher electron mobility compared
267 to Ge NW n-VFETs. The symmetry and the high performances of n- and p-VFETs enabled the
268 realization of a GeSn CMOS inverter which showed very good VTC and high voltage gains. With
269 excellent device performances, high carrier mobilities, band engineering possibilities, steep
270 switching at cryogenic temperatures and Si CMOS compatibility, the GeSn-based CMOS platform
271 provides a path to extend the Moore’s law beyond the silicon-based era.

272

273 **Methods**

274 Ge and GeSn layers were grown by reduced pressure chemical vapor deposition (RP-CVD) in an
275 industrial cluster tool. Germane, GeH₄, was used as precursor gas for pure Ge-epitaxy, and
276 digermane, Ge₂H₆, together with tin-tetrachloride, SnCl₄, as precursors for GeSn epitaxy.

277 The fabrication of vertical GeSn and Ge nanowire VFETs was performed using standard CMOS
278 processes. After e-beam lithography with Hydrogen Silyles Quioxane (HSQ) as photoresist, reactive
279 ion etching using Cl₂/Ar (4/24 sccm) plasma was performed to form vertical NWs. Digital etching
280 consisting of multiple cycles of self-limiting O₂ plasma oxidation and diluted HCl stripping was
281 used to shrink the GeSn/Ge and Ge/GeSn/Ge NW diameters and smoothen the NW surfaces. More
282 details can be found elsewhere ²⁵. Atomic layer deposition was used to wrap HfO₂/Al₂O₃/Ge(Sn)O_x
283 dielectrics around the NWs. The final EOT after post-oxidation process was ~2.4 nm. 40 nm thick
284 TiN formed the gate metal. Then, planarization was performed by spin-coated spin-on-glass (SOG)
285 with a curing at 350 °C followed by isotropic back-etching with CHF₃. The exposed top gate stack
286 was removed by an optimized Cl₂/SF₆ etching recipe. Subsequently, a second SOG spin-coating
287 and planarization were performed to isolate the gate stack and top contact. Finally, the device
288 fabrication ended with Ti/Al metallization after contact window opening and a post-metallization
289 annealing.

290 **Data availability**

291 The data that support the findings of this study are available from the corresponding
292 author upon reasonable request. Source data underlying the graphs and charts presented in the main
293 figures are included in an Excel file.

294

295 **References**

- 296 1. The internet of Things ((MIT Technology Review, 2014). <https://go.nature.com/2J2IOYz>
- 297 2. Convertino, C. *et al.* A hybrid III–V tunnel FET and MOSFET technology platform

- 298 integrated on silicon. *Nat. Electron.* **4**, 162-170 (2021).
- 299 3. Ionescu, A. M. & Riel, H. Tunnel field-effect transistors as energy-efficient electronic
300 switches. *Nature* **479**, 329–37 (2011).
- 301 4. Cao, W. & Banerjee, K. Is negative capacitance FET a steep-slope logic switch? *Nat.*
302 *Commun.* **11**, 196 (2020).
- 303 5. del Alamo, J. a. Nanometre-scale electronics with III–V compound semiconductors.
304 *Nature* **479**, 317–323 (2011).
- 305 6. Han, S. J. *et al.* High-speed logic integrated circuits with solution-processed self-
306 assembled carbon nanotubes. *Nat. Nanotechnol.* **12**, 861–865 (2017).
- 307 7. Chen, C. *et al.* Sub-10-nm graphene nanoribbons with atomically smooth edges from
308 squashed carbon nanotubes. *Nat. Electron.* **4**, 653–663 (2021).
- 309 8. Berg, M. *et al.* InAs nanowire MOSFETs in three-transistor configurations: Single
310 balanced RF down-conversion mixers. *Nanotechnology* **25**, 485203 (2014).
- 311 9. Bouarissa, N. & Aourag, H. Effective masses of electrons and heavy holes in InAs, InSb,
312 GaSb, GaAs and some of their ternary compounds. *Infrared Phys. Technol.* **40**, 343–349
313 (1999).
- 314 10. Yokoyama, M. *et al.* III-V/Ge high mobility channel integration of InGaAs n-channel and
315 Ge p-channel metal-oxide-semiconductor field-effect transistors with self-aligned Ni-based
316 metal source/drain using direct wafer bonding. *Appl. Phys. Express* **5**, 1–5 (2012).
- 317 11. Wang, Y. *et al.* Field effect transistor based on single crystalline InSb nanowire. *J. Mater.*
318 *Chem.* **21**, 2459–2462 (2011).
- 319 12. Takagi, S. *et al.* III-V/Ge channel MOS device technologies in nano CMOS era. *Jpn. J.*
320 *Appl. Phys.* **54**, 06FA01 (2015).
- 321 13. Nishi, K. *et al.* Operation of the GaSb p-channel metal-oxide-semiconductor field-effect
322 transistors fabricated on (111)A surfaces. *Appl. Phys. Lett.* **105**, 8–12 (2014).
- 323 14. Pillarisetty, R. Academic and industry research progress in germanium nanodevices.
324 *Nature* **479**, 324–328 (2011).
- 325 15. Saito, M., Moto, K., Nishida, T., Suemasu, T. & Toko, K. High-electron-mobility (370
326 cm²/Vs) polycrystalline Ge on an insulator formed by As-doped solid-phase
327 crystallization. *Sci. Rep.* **9**, 19–24 (2019).
- 328 16. Feng, X., Liu, X. & Ang, K. W. 2D photonic memristor beyond graphene: Progress and
329 prospects. *Nanophotonics* **9**, 1579–1599 (2020).
- 330 17. Wen, W. C. *et al.* Interface trap and border trap characterization for Al₂O₃/GeO_x/Ge gate
331 stacks and influence of these traps on mobility of Ge p-MOSFET. *AIP Adv.* **10**, 065119
332 (2020).
- 333 18. Kuzum, D. *et al.* High-mobility Ge N-MOSFETs and mobility degradation mechanisms.
334 *IEEE Trans. Electron Devices* **58**, 59–66 (2011).
- 335 19. Goley, P. S. & Hudait, M. K. Germanium based field-effect transistors: Challenges and

- 336 opportunities. *Materials (Basel)*. **7**, 2301–2339 (2014).
- 337 20. Ye, H. Y., Lan, H. S. & Liu, C. W. Electron Mobility in Junctionless Ge Nanowire
338 NFETs. *IEEE Trans. Electron Devices* **63**, 4191–4195 (2016).
- 339 21. Wu, W. *et al.* RTN and low frequency noise on ultra-scaled near-ballistic Ge nanowire
340 nMOSFETs. *Dig. Tech. Pap. - Symp. VLSI Technol.* doi: 10.1109/VLSIT.2016.7573421
341 (2016).
- 342 22. Wu, H., Wu, W., Si, M. & Ye, P. D. First demonstration of Ge nanowire CMOS circuits:
343 Lowest SS of 64 mV/dec, highest g_{max} of 1057 μs/μm in Ge nFETs and highest maximum
344 voltage gain of 54 V/V in Ge CMOS inverters. *Tech. Dig. - Int. Electron Devices Meet.*
345 2.1.1-2.1.4 (2015).
- 346 23. Liu, B. *et al.* High performance Ge CMOS with novel InAlP-passivated channels for
347 future sub-10 nm technology node applications. *Tech. Dig. - Int. Electron Devices Meet.*
348 *IEDM* 657–659 (2013). doi:10.1109/IEDM.2013.6724700
- 349 24. Soref, R. A., Buca, D. & Yu, S.-Q. Group IV Photonics- Driving Integrated
350 Optoelectronics. *Opt. Photonics News* **January**, 32–39 (2016).
- 351 25. Liu, M. *et al.* Epitaxial GeSn/Ge Vertical Nanowires for p-Type Field-Effect Transistors
352 with Enhanced Performance. *ACS Appl. Nano Mater.* (2021).
353 doi:10.1021/acsnm.0c02368
- 354 26. Han, G. *et al.* Strained germanium-tin (GeSn) N-channel MOSFETs featuring low
355 temperature N +/P junction formation and GeSnO₂ interfacial layer. *Dig. Tech. Pap. -*
356 *Symp. VLSI Technol.* 97–98 (2012). doi:10.1109/VLSIT.2012.6242479
- 357 27. Liu, T. H. *et al.* High-Mobility GeSn n-Channel MOSFETs by Low-Temperature
358 Chemical Vapor Deposition and Microwave Annealing. *IEEE Electron Device Lett.* **39**,
359 468–471 (2018).
- 360 28. Fang, Y. C., Chen, K. Y., Hsieh, C. H., Su, C. C. & Wu, Y. H. N-MOSFETs formed on
361 solid phase epitaxially grown GeSn film with passivation by oxygen plasma featuring high
362 mobility. *ACS Appl. Mater. Interfaces* **7**, 26374–26380 (2015).
- 363 29. Chuang, Y. GeSn N-FinFETs and NiGeSn Contact Formation. in *Silicon Nanoelectronics*
364 *Workshop* 97–98 (2017).
- 365 30. Han, K. *et al.* First Demonstration of Complementary FinFETs and Tunneling FinFETs
366 Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway towards Future Hybrid Nano-
367 electronics Systems. *Dig. Tech. Pap. - Symp. VLSI Technol.*, T182–T183 (2019).
- 368 31. Wirths, S. *et al.* Lasing in direct-bandgap GeSn alloy grown on Si. *Nat. Photonics* **9**, 88–
369 92 (2015).
- 370 32. Elbaz, A. *et al.* Ultra-low-threshold continuous-wave and pulsed lasing in tensile-strained
371 GeSn alloys. *Nat. Photonics* **14**, 375–382 (2020).
- 372 33. Simola, E. T. *et al.* Voltage-tunable dual-band Ge/Si photodetector operating in VIS and
373 NIR spectral range. *Opt. Express* **27**, 8529 (2019).
- 374 34. Zhou, Y. *et al.* Electrically injected GeSn lasers on Si operating up to 100 K. *Optica* **7**, 924

- 375 (2020).
- 376 35. Tai, C. T. *et al.* Strain Effects on Rashba Spin-Orbit Coupling of 2D Hole Gases in
377 GeSn/Ge Heterostructures. *Adv. Mater.* **33**, 2007862 (2021).
- 378 36. Spirito, D. *et al.* Thermoelectric Efficiency of Epitaxial GeSn Alloys for Integrated Si-
379 Based Applications: Assessing the Lattice Thermal Conductivity by Raman Thermometry.
380 *ACS Appl. Energy Mater.* **4**, 7385–7392 (2021).
- 381 37. Ertekin, E., Greaney, P. A., Chrzan, D. C. & Sands, T. D. Equilibrium limits of coherency
382 in strained nanowire heterostructures. *J. Appl. Phys.* **97**, 114325 (2005).
- 383 38. Swadener, J. G. & Picraux, S. T. Strain distributions and electronic property modifications
384 in Si/Ge axial nanowire heterostructures. *J. Appl. Phys.* **105**, 044310 (2009).
- 385 39. Rainko, D. *et al.* Investigation of carrier confinement in direct bandgap GeSn/SiGeSn 2D
386 and 0D heterostructures. *Sci. Rep.* **8**, 1–13 (2018).
- 387 40. Huang, Y. *et al.* First stacked Ge_{0.88}Sn_{0.12} pGAAFETs with Cap, L_G = 40nm, compressive
388 strain of 3.3 %, and high S/D Doping by CVD epitaxy featuring record I_{ON} of 58 μA at
389 V_{OV} = V_{DS} = -0.5V, record G_{m,max} of 172 μS at V_{DS} = -0.5V, and low noise. *IEDM*
390 *Technical Digest. IEEE International Electron Devices Meeting* 689–692 (2019).
- 391 41. Huang, Y. S. *et al.* First Vertically Stacked, Compressively Strained, and Triangular
392 Ge_{0.91}Sn_{0.09} pGAAFETs with High I_{ON} of 19.3μA at V_{OV}=V_{DS}=-0.5V, G_m of 50.2μS at
393 V_{DS}=-0.5V and Low SS_{lin} of 84mV/dec by CVD Epitaxy and Orientation Dependent
394 Etching. *Dig. Tech. Pap. - Symp. VLSI Technol.*, T180–T181 (2019).
- 395 42. Huang, Y. S. *et al.* First vertically stacked GeSn nanowire pGAAFETs with I_{on} =
396 1850μA/μm (V_{OV} = V_{DS} = -1V) on Si by GeSn/Ge CVD epitaxial growth and optimum
397 selective etching. *Tech. Dig. - Int. Electron Devices Meet. IEDM 37.5.1-37.5.4* (2017).
398 doi:10.1109/IEDM.2017.8268512
- 399 43. Kang, Y. *et al.* Ge_{0.95}Sn_{0.05}Gate-All-Around p-Channel Metal-Oxide-Semiconductor Field-
400 Effect Transistors with Sub-3 nm Nanowire Width. *Nano Lett.* **21**, 5555–5563 (2021).
- 401 44. Chou, L. *et al.* Ge N-Channel MOSFETs with ZrO₂ Dielectric Achieving Improved
402 Mobility. *Nanoscale Res. Lett.* **16**, (2021).
- 403 45. Ghibaudo, G. New method for the extraction of MOSFET parameters. *Electron. Lett.* **24**,
404 543–545 (1988).
- 405 46. Han, G. *et al.* Strained germanium-tin (GeSn) N-channel MOSFETs featuring low
406 temperature N⁺/P junction formation and GeSnO₂ interfacial layer. *Dig. Tech. Pap. - Symp.*
407 *VLSI Technol.* 97–98 (2012). doi:10.1109/VLSIT.2012.6242479
- 408 47. Tu, C. Te *et al.* First Vertically Stacked Tensily Strained Ge_{0.98}Si_{0.02} nGAAFETs with No
409 Parasitic Channel and L_G = 40 nm Featuring Record I_{ON} = 48 μA at V_{OV}=V_{DS}=0.5V and
410 Record G_{m,max}(μS/μm)/SS_{SAT}(mV/dec) = 8.3 at V_{DS}=0.5V. *Tech. Dig. - Int. Electron*
411 *Devices Meet. IEDM*, 681–684 (2019).
- 412 48. Jena, B., Dash, S. & Mishra, G. P. Improved Switching Speed of a CMOS Inverter Using
413 Work-Function Modulation Engineering. *IEEE Trans. Electron Devices* **65**, 2422–2429
414 (2018).

- 415 49. Chang, W. T., Li, M. H., Hsu, C. H., Lin, W. C. & Yeh, W. K. Modifying threshold
416 voltages to n- And p- Type FinFETs by work function metal stacks. *IEEE Open J.*
417 *Nanotechnol.* **2**, 72–77 (2021).
- 418 50. Camacho-Aguilera, R. E., Cai, Y., Bessette, J. T., Kimerling, L. C. & Michel, J. High
419 active carrier concentration in n-type, thin film Ge using delta-doping. *Opt. Mater. Express*
420 **2**, 1462 (2012).
- 421 51. Brotzmann, S. & Bracht, H. Intrinsic and extrinsic diffusion of phosphorus, arsenic, and
422 antimony in germanium. *J. Appl. Phys.* **103**, 033508 (2008).
- 423 52. Habicht, S., Feste, S., Zhao, Q. T., Buca, D. & Mantl, S. Electrical characterization of Ω -
424 gated uniaxial tensile strained Si nanowire-array metal-oxide-semiconductor field effect
425 transistors with <100>- and <110> channel orientations. *Thin Solid Films* **520**, 3332–3336
426 (2012).
- 427 53. Beckers, A., Jazaeri, F. & Enz, C. Inflection Phenomenon in Cryogenic MOSFET
428 Behavior. *IEEE Trans. Electron Devices* **67**, 1357–1360 (2020).

429
430

431
432

433 **Acknowledgements:** The authors thank to the German Federal Ministry of Education (BMBF)
434 for partially supporting the activity via ForMikro - SiGeSn nanoFET project.

435

436 **Author Contributions:**

437 Q.Z and D.B. planned the device and the experiments. M.F., J.M.H. and D.B. worked on the epitaxy
438 and characterization of the material. M.L and Y.J. performed the device fabrication, and
439 characterization. D.Y and Y.H carried out part of the device characterization. Z.I performed the
440 band structure calculation. J.H. B, F.B. and A.M performed the SEM, TEM EDX and SIMS
441 characterization. J.K. and Q.Z. supervised the work and coordinated device fabrication and data
442 interpretation. D.B., J.K and Q.Z edited the manuscript and all authors discussed and corrected the
443 manuscript.

444

445 **Corresponding author:** Qing-Tai Zhao, q.zhao@fz-juelich.de

446 **Competing interests**

447 The authors declare no competing interests.

448 **Additional information**

449 Supplementary information is available in the online version of the paper. Correspondence and

450 requests for materials should be addressed to Q.Z. (q.zhao@fz-juelich.de).

451

452 **Figure Legends**

453

454 **Figure 1. Description of the GeSn CMOS concept.** **a** Schematic cross sectional view of GeSn/Ge

455 stacks grown on Si substrates for CMOS processing. **b** Vertical GeSn/Ge GAA NW CMOS inverter

456 based on stacks in **a**. **c** Schematic view of an n-type vertical intrinsic Ge/Ge_{0.95}Sn_{0.05}/Ge NW. **d**.

457 In-plane strain, ϵ_{xx} , variation along the Ge/Ge_{0.95}Sn_{0.05}/Ge NW z-direction for NWs with 20 nm

458 (red dashed line) and 65 nm (blue line) diameters. **e** Calculated band energies along z-axis for a

459 20 nm diameter Ge/Ge_{0.95}Sn_{0.05}/Ge NW heterostructure. **f** Schematic view of an n-type vertical

460 intrinsic Ge_{1-x}Sn_x/Ge_{1-y}Sn_y/ Ge_{1-x}Sn_x ($x < y$) NW. **g** Calculated band energies along z-axis for a

461 20 nm diameter Ge_{0.95}Sn_{0.05}/Ge_{0.92}Sn_{0.08} NW heterostructure. **h** Calculated band energies along z-

462 axis for a 20 nm diameter Ge_{0.92}Sn_{0.08}/Ge_{0.90}Sn_{0.10} NW heterostructure. Blue: E_L; Red, E_T; Dark

463 green: energy for heavy holes (HH); Light green: energy for light holes (LH).

464

465 **Figure 2: NWs processing and physical characterization.** **a** Cross-sectional TEM micrograph

466 of the Ge/GeSn/Ge heterostructure used for n-VFETs fabrication, overlapped with SIMS depth

467 profiles of Sn, Ge and P. **b** 3D SEM image of a top-down n-type NW. In the upper inset, the SOG

468 is etched to evidence the gate stack -Ge source region. The lower inset shows the top of the NW

469 after the second SOG planarization prior to NiGe contact formation. **c** Overlapped SEM images of
470 GeSn/Ge NWs used for p-VFETs. **d** Cross-sectional TEM image of a vertical $\text{Ge}_{0.95}\text{Sn}_{0.05}/\text{Ge}$ GAA
471 NW n-VFET. Insets of **d** EDX elemental mapping of Ni, Ti and Sn metals (upper left), HR-TEM
472 image showing the sharp interface between GeSn and the $\text{GeSnO}_x/\text{Al}_2\text{O}_3/5\text{ nm HfO}_2$ gate stack
473 (bottom left) and the $\text{GeSn}/\text{Al}_2\text{O}_3$ interface (bottom right). **e** EDX elemental mapping of a p-VFET
474 with HR-TEM images for the top NiGeSn/GeSn source contact (left top) and for the
475 $\text{GeO}_x/\text{Al}_2\text{O}_3/5\text{ nm HfO}_2$ gate oxides on Ge channel.

476
Figure 3: Electrical performance of vertical GeSn/Ge GAA NW p-FETs. **a** Schematic of a p-
477 VFET with $\text{Ge}_{0.92}\text{Sn}_{0.08}$ source and Ge channel. **b** $I_D - V_{GS}$ transfer characteristics for a p-VFET
478 with NW diameters of 25 nm and 65 nm. **c** $I_D - V_{DS}$ output characteristics for a 25 nm NW diameter
479 p-VFET, showing very good saturation. **d** Transconductance G_m of p-VFETs with NW diameters
480 of 65 nm and 25 nm. **e** Subthreshold swing SS and peak G_m as a function of NW diameter. The SS
481 improves and the G_m decreases for smaller NW diameters because of the increased top NW contact
482 resistance. **f** Benchmarking of current GeSn p-VFETs with state-of-the-art published GeSn NW p-
483 FETs in terms of SS.

484
Figure 4: Electrical performance of vertical Ge/GeSn/Ge GAA NW n-FET. **a** Schematic of an
485 n-VFET with a $\text{Ge}_{0.95}\text{Sn}_{0.05}$ channel and Ge source and drain. **b** $I_D - V_{GS}$ transfer characteristics for
486 a $\text{Ge}/\text{Ge}_{0.95}\text{Sn}_{0.05}/\text{Ge}$ n-VFET in comparison with a Ge homojunction n-VFET, both with a NW
487 diameter of 25 nm. **c** 2.5 times higher transconductance, G_m , for GeSn channel n-VFET compared
488 to the Ge n-VFET. **d** SS measured at $V_{DS}=0.5\text{ V}$ and peak G_m values as a function of NW diameter,
489 showing improved SS and degraded G_m with decreasing NW diameter. The error bars represent
490 the standard deviations of the measured data from 15 transistors. **e** Plots of the Y-function for the

492 mobility calculation. **f** SS benchmarking of current n-VFETs with state-of-the-art GeSn n-
493 FETs, mostly taken at $V_{DS}=0.5$ V with exception of the data in Ref. [27] which was given at
494 $V_{DS}=0.1$ V.

495 **Figure 5: GeSn CMOS inverter characteristics.** **a** I_D - V_{GS} and I_D - V_{DS} characteristics of the
496 GeSn/Ge p-VFET and Ge/GeSn/Ge n-VFET forming the CMOS inverter. The inset (top right)
497 shows the inverter circuit connections of p- and n-VFETs. **b** VTC of a hybrid inverter by varying
498 the supply voltage V_{DD} from 0.2 V to 1 V. **c** Voltage gain versus V_{IN} of an inverter with a maximum
499 gain of 18 V/V at $V_{DD} = 0.8$ V.

500

501 **Figure 6: Characteristics of an all $Ge_{0.922}Sn_{0.078}$ n-VFET with a NW diameter of 50 nm.** **a**
502 Schematic showing the device structure; **b** I_D - V_{GS} transfer characteristics measured at 300 K and,
503 **c** at 12 K. The inset in **c** shows the SS scaling with temperature. The steep slope in the inflection
504 region demonstrates high potential for quantum computing application.

505

506

507