1	Vertical GeSn Nanowire MOSFETs for CMOS Beyond Silicon
2	Mingshan Liu ¹ , Yannik Junk ^{1,2} , Yi Han ¹ , Dong Yang ^{1,2} , Jin Hee Bae ¹ , Marvin Frauenrath ^{3,4} ,
3	Jean-Michel Hartmann ^{3,4} , Zoran Ikonic ⁵ , Florian Bärwolf ⁶ , Andreas Mai ⁶ , Detlev Grützmacher ¹ ,
4	Joachim Knoch ² , Dan Buca ¹ , and Qing-Tai Zhao ^{1*}
5	¹ Institute of Semiconductor Nanoelectronics, Peter Grünberg Institute 9 (PGI 9) and JARA-
6	Fundamentals of Future Information Technologies, Forschungszentrum Juelich, 52428, Germany.
7	² Institute of Semiconductor Electronics, RWTH Aachen University, 52056 Aachen, Germany.
8	³ CEA, LETI, MINATEC Campus, F-38054 Grenoble, France.
9	⁴ University of Grenoble Alpes, F-38000 Grenoble, France
10	⁵ Pollard Institute, School of Electronic and Electrical Engineering, University of Leeds, Leeds
11	LS2 9JT, United Kingdom.
12	⁶ IHP- Innovations for High Performance Microelectronics, Frankfurt (Oder), 15236, Germany
13	
14	Abstract
15	The continued downscaling of silicon CMOS technology presents challenges for achieving the
16	required low power consumption. While high mobility channel materials hold promise for
17	improved device performance at low power levels, a material system which enables both high
18	mobility n-FETs and p-FETs, that is compatible with Si technology and can be readily integrated
19	into existing fabrication lines is required. Here, we present high performance, vertical nanowire

- 20 gate-all-around FETs based on the GeSn-material system grown on Si. While the p-FET
- 21 transconductance is increased to $850 \ \mu\text{S}/\mu\text{m}$ by exploiting the small band gap of GeSn as source
- 22 yielding high injection velocities, the mobility in n-FETs is increased 2.5-fold compared to a Ge
- reference device, by using GeSn as channel material. The potential of the material system for a

future beyond Si CMOS logic and quantum computing applications is demonstrated via a GeSn
inverter and steep switching at cryogenic temperatures, respectively.

26 Introduction

The past decades have witnessed an enormous increase in information processing and data transfer 27 fueled by the extraordinary progress of micro- and nanoelectronics devices and circuits. This 28 evolution is accelerated even more currently by the rapid development of the Internet of Things¹, 29 neuromorphic computing and quantum computing which require substantially more energy 30 31 efficient electronics. However, the remarkably successful down-scaling of conventional 32 complementary metal oxide semiconductor (CMOS) technology on silicon is reaching physical and technological limitations. Moreover, Si CMOS devices working at deep cryogenic 33 temperatures, which are used as control and readout circuits of qubits in a quantum computing 34 system face a big challenge of scaling of the subthreshold swing to reduce the applied voltage. All 35 these facts have spurred research towards alternative solutions. At cryogenic temperatures While 36 devices relying on a different working principle (e.g. band-to-band tunneling^{2,3}, negative 37 capacitance transistors ⁴) do not yet offer satisfying properties, a larger performance boost of 38 39 CMOS devices is expected to be obtained by replacing silicon with new, higher carrier mobility semiconductors in order to fulfill the ultra-low power requirements for both high performance room 40 temperature and cryogenic applications. 41

A large range of materials including III-V semiconductors⁵ as well as more exotic materials, such
as carbon nanotubes⁶ and 2D materials⁷ have been investigated. Among them indium based III-V
compounds, such as InAs^{8,9}, InGaAs^{2,10} or InSb ^{9,11}, exhibit a very high electron mobility of about
10⁵ cm²/Vs and could thus be options for n-channel MOS field effect transistors (MOSFETs).
Antimony based materials, like GaSb and InSb can provide higher bulk hole mobility than silicon
¹², however, the poor high-k/III-V interface with high density of interface states (D_{it}) degrades the

p-channel MOSFET drastically ¹³. On the other hand, Germanium provides the highest hole 48 mobility among bulk semiconductors $^{14-17}$. However, its electron mobility is rather low. In addition, 49 Ge suffers from a reduced maximum possible donor concentration, a high density of interface states 50 at the high-k dielectric/Ge interface and Fermi level pinning at metal/Ge contacts^{18,19,20–22}. Hence, 51 heterointegration of III-V semiconductors with Ge has been proposed to simultaneously benefit 52 from high performance n- / p-channel MOSFETs^{12,23}. This is a formidable task due to the mostly 53 54 incompatible processing technologies of the two material classes. As a result, CMOS functionality has not yet been demonstrated so far in a new material system that can be integrated monolithically 55 on silicon and provides high mobilities for both electrons and holes. From this point of view, newly 56 developed group IV GeSn alloys are highly attractive for future nanoelectronics since they exhibit 57 a number of unique properties²⁴. 58

GeSn alloys offer a tunable energy bandgap by varying the Sn content and adjustable band off-sets 59 in epitaxial heterostructures with Ge and SiGe. In fact, a recent report has shown that the use of 60 Ge0.92Sn0.08 as source on top of Ge nanowires (NWs) significantly enhances the p-MOSFET 61 performances²⁵. Lowering the band edge of the conduction band Γ -valley yields the advantage of 62 low effective masses and thus high electron mobilities, as demonstrated in planar long channel 63 GeSn n-FETs ²⁶⁻²⁸ and FinFETs ^{29,30}. Even more, at about 8 at.% Sn composition³¹ for a cubic 64 lattice, or 5 at.% Sn under 1% biaxial tetragonal tensile strain³², the GeSn alloy becomes a direct 65 bandgap semiconductor, a unique property in group-IV semiconductors. This property was recently 66 exploited leading to breakthrough results in photonics, like optically and electrically driven GeSn 67 lasers and mid-infrared imagers integrated on Si³²⁻³⁴. Furthermore, pioneering works on spin-orbit 68 coupling, spin transport ³⁵ and thermoelectric properties³⁶ of GeSn underline the potential of such 69 alloys. In addition to their unprecedented electro-optical properties, a major advantage of GeSn 70 binaries is also that they can be grown in the same epitaxy reactors as Si and SiGe alloys, enabling 71

an all-group IV optoelectronic semiconductor platform that can be monolithically integrated on Si.
However, despite all these advantages and research interests, CMOS functionality has not been
demonstrated yet in GeSn semiconductors.

75 This work presents top-down fabricated vertical GeSn-based gate-all-around (GAA) nanowire MOSFETs (VFETs) with nanowire (NW) diameters down to 25 nm. Two epitaxial heterostructures, 76 GeSn/Ge/Si and Ge/GeSn/Ge/Si, are designed to facilitate the co-optimization of p- and n-VFETs, 77 respectively. The GeSn- based devices are compared with all-Ge devices with identical fabrication 78 79 and benchmarked against literature data. Finally, CMOS functionality is demonstrated by a GeSn based hybrid CMOS inverter. Last but not least, the same GeSn n-VFET devices show exciting 80 switching properties at low temperatures closing the requirements for cryogenic quantum 81 82 computing. The present advances presented here are an important step to bring the GeSn semiconductor into CMOS electronics and, together with the successful research in GeSn based 83 84 photonics, may finally lead to the long desired entirely group-IV monolithically integrated 85 electronic-photonic circuits.

86 **Results and Discussion**

GeSn/Ge CMOS concept. The CMOS concept discussed in this work, as shown in Fig.1a, 87 is based on the use of different heterostructures designed to yield high performance p- and n-type 88 VFETs (Fig. 1b) considering high mobility channels, highly doped source/drain regions, low 89 contact resistance on top of the nanowires, and reduced gate induced drain leakage (GIDL). For p-90 VFETs, the channel can be Ge or GeSn. First, a simple design like p⁺-Ge_{0.92}Sn_{0.08}/Ge is adopted 91 for p-VFETs, where Ge that already provides high hole mobility is used as channel, and the source 92 is the smaller bandgap Ge0.92Sn0.08 alloy in order to improve the carrier injection and reduce the 93 large NW top contact resistance²⁵. The drain region is again Ge to reduce the GIDL by band to 94

band tunneling which increases exponentially with the bandgap reduction³. For n-VFETs, n⁺-Ge₁-95 $_xSn_x/i$ -Ge_{1-y}Sn_y/n⁺-Ge_{1-x}Ge_x (x \leq y) heterostructures are designed. Here, the Ge_{1-y}Sn_y layer is used 96 97 as the high electron mobility channel, and the relative larger bandgap $Ge_{1-x}Sn_x$ layer (x<y) forms the source/drain regions to reduce the GIDL. For a systematic comparison Ge as source/drain 98 regions for n-VFETs were firstly fabricated to underline the GeSn channel electron mobility 99 improvements and to better compare with the later discussed all-GeSn-VFETs. There, the GeSn 100 source/drain regions can have the additional advantage of allowing higher n-type doping thus much 101 lower contact resistance in comparison with Ge source/drain. 102

103 The vertical MOSFET design enables the exploitation of electronic band engineering and 104 *in-situ* doping via epitaxial growth with defect-free source/channel/drain interfaces ²⁵. Such 105 GeSn/Ge and Ge_{1-x}Sn_x/Ge_{1-y}Sn_y/Ge_{1-x}Ge_x heterostructures can be realized by selective epitaxy, a 106 well-developed process option for Si-based materials. Here, in order to demonstrate the concept 107 easily, the p-VFETs and n-VFETs were fabricated separately on dedicated grown wafers.

The epitaxial stacks are grown by reduced pressure chemical vapor deposition (RP-CVD) 108 method on Ge buffered 200 mm Si(100) wafers. Details on layers growth and their characterization 109 110 are given in the Supplementary Information. Patterning of GeSn/Ge stacks into thin vertical NWs results in anisotropic strain relaxation, leading to changes in electronic bands energies. The lattice 111 strain of as-grown structures was extracted from X-ray diffraction while the tetragonal in-plane 112 and out-of-plane strains in the NW are modelled using finite-element ³⁷ and atomistic modelling ³⁸. 113 The strain values are then used to calculate the corresponding electronic bands alignment by 8-114 band $k \cdot p$ method^{25,39}. To simplify the computation, no doping is considered in the NW structures. 115

116 While the concept of p-VFET was demonstrated in a previous paper²⁵. Here we underline 117 the n-VFETs and the CMOS inverter proof of principle. The in-plane strain, $\varepsilon_{xx} = \varepsilon_{yy}$ along the z-

direction and band energy for Ge/Ge0.95Sn0.05/Ge vertical NWs (x=0.0, y=0.05) with diameters of 118 20 nm and 65 nm (Figure 1c) are shown in Figures 1d, e. While the L-valley energy E_L is lower 119 than the Γ -valley energy E_{Γ} , the Ge_{0.95}Sn_{0.05} NW channel exhibits an indirect bandgap 120 independently of strain relaxation. Energies for heavy holes (HH) and light holes (LH) have only 121 a slight difference at the interface. For such heterostructure, the in-plane strain at the interface is 122 maximum at the center of the NW and decreases along the radius, reaching zero at the NW surface. 123 The carrier transport along the NW surface is thus different from that in the center, especially for 124 NWs with larger diameters. No other induced strain, e.g. arising from the gate stack itself, is 125 considered in the band structure calculation. 126

Similar band energy calculations for intrinsic $Ge_{1-x}Sn_x$ / $Ge_{1-y}Sn_y$ vertical NWs (Figure 1f) with x=0.05/ y=0.08 and x=0.08/y=0.10, and a NW diameter of 20 nm are presented in Figures 1g, h. The $Ge_{0.95}Sn_{0.05}$ source still exhibits an indirect bandgap while the fully relaxed $Ge_{0.92}Sn_{0.08}$ channel has a direct bandgap of 0.62 eV (E_{Γ}) (Fig. 1g). For the $Ge_{0.92}Sn_{0.08}$ / $Ge_{0.90}Sn_{0.10}$ NW stack both layers are direct bandgap semiconductors, and the lower bandgap of 0. 56 eV $Ge_{0.90}Sn_{0.10}$ channel provides higher electron mobility.

Vertical GeSn/Ge GAA NW CMOS process technology. For n-VFET we start with 133 Ge/Ge_{0.95}Sn_{0.05}/Ge (x=0/y=0.05) heterostructure as indicated in Figure 1c. A cross-section 134 transmission electron micrograph (TEM) of the Ge/GeSn/Ge heterostructure used for n-VFETs is 135 shown in Fig. 2a. The Ge layer is phosphorous (P) doped while the GeSn channel layer is intrinsic. 136 Vertical GAA NW transistors were processed using a top-down approach employing standard Si 137 CMOS technology (see Methods). The same processing steps and gate stacks are used for the 138 fabrication of both n- and p-type VFETs. Scanning electron microscopy (SEM) images of etched 139 NWs with a height of about 210 nm and diameters of 25 nm and 65 nm are shown in Fig. 2b,c. A 140

cross-section TEM micrograph of a final 80 nm diameter Ge/GeSn/Ge GAA vertical NW n-FET 141 with a wrapped-around TiN/HfO₂ gate stack is shown in Fig. 2d. An energy dispersive X-ray 142 spectroscopy (EDX) mapping for Ni, Ti and Sn elements is shown in the inset. The top Al/Ti 143 contact is isolated from the TiN gate by a planarization spin-on-glass (SOG) layer. The gate oxide 144 consists of a ~1 nm Al₂O₃ interfacial layer and with 5 nm HfO₂ (inset). The smoothness of the 145 interfaces with inter-diffusion is seen in the high-resolution (HR) TEM micrograph shown in the 146 147 lower inset in Fig. 2e. An EDX mapping of elements and a HR-TEM image of the top NiGeSn metal contact are provided in Fig. 2e for a p-VFET. More process details can be found in 148 149 Supplementary Figure S2.

Electrical characterization of GeSn/Ge GAA NW p-VFET. A fabricated GeSn/Ge p-VFET is 150 151 shown schematically in Fig. 3a, where the top GeSn layer is used as source. Different from the previous results ²⁵ where 9 nm thick Al₂O₃ was used as the gate dielectric here we employed a 152 153 5nm HfO₂ and 1 nm Al₂O₃ as the gate oxide to reduce the equivalent oxide thickness (EOT). The I_D-V_{GS} transfer and I_D-V_{DS} output characteristics of a single vertical Ge_{0.92}Sn_{0.08}/Ge GAA nanowire 154 p-VFET with a diameter of 25 nm are shown in Fig. 3b-c. The drain current, I_D, is normalized to 155 156 the NW perimeter. The low subthreshold swing (SS) of 67 mV/decade, the high on-current/off-157 current (I_{ON}/I_{OFF}) ratio and the good saturation reflect the excellent electrostatic control of the gate. The comparison with a p-VFET with a diameter of 65 nm (Fig. 3a) shows the impact of the 158 NW diameter down-scaling: it improves SS but it reduces the on-current, due to a high contact 159 resistance on top of the NW. A peak G_m of >850 μ S/ μ m, much higher than for state-of-the-art 160 GeSn based devices^{40,41}, is achieved for 65 nm diameter NW p-VFETs (Fig. 3d). The G_m decrease 161 162 with the decreasing NW diameter, as shown in Fig. 3e, is attributed to contact resistance increase for narrower NW devices. Solutions to further reduce the contact resistance are the 163

164 using selective growth on top of the nanowire, to increase the contact area for small NWs, and 165 to increase the doping of the GeSn layer. The SS improvement by down-scaling the NW diameter (Fig. 3e) confirms the improved gate controllability for smaller diameter NWs. 166 Compared to devices from the literature, with Al_2O_3 as gate oxide ²⁵, the use of a thin and 167 higher-k HfO₂ dielectric reduces EOT, and consequently, offers higher on-currents, larger I_{ON}/I_{OFF} 168 169 ratios and transconductance. A detailed comparison with larger EOT and Ge homojunction NW devices is presented in Supplementary Information to further demonstrate the device 170 performance improvements by using GeSn as source and EOT scaling. A SS benchmark for 171 various NW diameters Ge(Sn) NW pFETs is presented in Fig. 3f, showing much better SS than 172 those GeSn devices with a similar NW diameter^{40–42}. The present Ge_{0.92}Sn_{0.08}/Ge NW p-FETs are 173 comparable with in-plane (horizontal) NW GeSn channel p-FETs with 1.5 nm and 3.5 nm 174 diameters Ref [42] ⁴³. In short, the performance boost of vertical GeSn/Ge NW p-FETs is 175 176 attributed to the small contact resistance of the GeSn source, 3D nanowire geometry and excellent surface passivation. 177

Vertical Ge/GeSn/Ge GAA NW n-FET characteristics. The fabrication of Ge n-MOSFETs, as
mentioned in the introduction, is very challenging. Here, we show that the use of GeSn channel
significantly improves device performance. The vertical Ge/Ge0.95Sn0.05/Ge NW GAA n-type
VFET structure is shown in Fig. 4a. The fabrication methodology uses the same processes as for
the GeSn/Ge p-VFETs (see Supplementary Information for details).

The figures of merit of a vertical Ge_{0.95}Sn_{0.05} channel GAA NW n-VFET, in comparison with a vertical all-Ge homojunction GAA NW n-VFET, are presented in Fig. 4. Both devices have a NW diameter of 25 nm and a gate length of 100 nm. The homojunction Ge device has a SS of 136 mV/dec and an Ion/IoFF ratio of ~1×10⁴ at V_{DS} = 0.5 V, which are comparable to those in state-

of-the-art horizontal Ge NW n-FETs ^{22,44}. Using Ge0.95Sn0.05 channel improves the SS, which drops 187 down to 92 mV/dec, and results in higher I_{ON}/I_{OFF} ratio ($\sim 1.3 \times 10^4$) and larger on-currents (Fig. 4b). 188 The strong enhancement is clearly reflected also in the transconductance characteristics (Fig. 4c) 189 with $G_{max} \sim 290 \ \mu S/\mu m$ peak for GeSn which is 2.5 times larger than the 112 $\mu S/\mu m$ obtained for 190 the Ge device. The SS decreases by reducing the NW diameter due to the improved gate control 191 for small NWs (Fig. 4d), while the G_m peak value increases with increasing NW diameter, reaching 192 193 a high value of 640µS/µm for 65 nm diameter n-VFET (Fig. 4d). The higher on-current and transconductance are most likely due to the larger electron mobility in the GeSn channel. An 194 estimation of the mobility ratio between GeSn and Ge channels is given by the Y-function ⁴⁵: 195

196
$$Y = \frac{I_D}{\sqrt{G_m}} = \sqrt{\frac{W}{L}C_{ox}\mu_0 V_{DS}} \times (V_{GS} - V_{TH})$$
(1)

197 Where *W* and *L* are the gate width (here, the NW perimeter) and channel length, C_{ox} the gate oxide 198 capacitance and μ_0 the intrinsic mobility. For details about the Y-function see the Supplementary 199 Information. Therefore, plotting Y as a function of V_{GS} yields a line (Fig. 4d) with a slope A of:

200
$$A = \sqrt{\frac{W}{L} C_{ox} \mu_0 V_D}$$
(2)

The mobility ratio is obtained from the slope of the line, A_{GeSn} for the GeSn device and A_{Ge} for the Ge transistor (Fig. 4e), under the reasonable assumption that the device dimensions *W*, *L*, and gate oxide thickness are the same for both devices, in line with the fabrication procedure.

204
$$\frac{\mu_0(GeSn)}{\mu_0(Ge)} = \left(\frac{A_{GeSn}}{A_{Ge}}\right)^2 = 2.6$$
(3)

It is certainly impressive that a GeSn alloy with just 5 at.% Sn improves the electron mobility by 206 260% compared to the Ge NW device. However, this is in-line with the large transconductance improvement. In addition to the higher electron mobility arising from increased electron population of the lower effective mass Γ -valley, the use of GeSn as channel offers a lower density of interface states with HfO₂ dielectrics compared to Ge channel ^{26,28}. Benchmarking the *SS* as a function of the Ion/IoFF ratio with state-of-the-art GeSn n-FETs ^{27–30,46,47} (Fig. 4f) indicates that the current GeSn n-VFETs are comparable to 17 nm diameter horizontal Ge0.98Sn0.02 NW n-FETs from Ref.[46]⁴⁷ with source/drain doping an order of magnitude higher than here.

GeSn CMOS Inverter. A CMOS inverter is a basic circuitry of logic integrated circuits (ICs) 213 214 demonstrating the integration potential of the developed n- and p-VFETs. The GeSn CMOS 215 inverter concept shown in Fig. 1b is experimentally demonstrated using p- and n- VFETs presented 216 above, by externally connecting a GeSn/Ge GAA NW p-VFET and a Ge/GeSn/Ge n-VFET via Al wires, 217 as schematically indicated in the inset of Fig. 5a. The I_D-V_{GS} characteristics for both n- and p-VFETs are presented in Fig. 5a. They are symmetric around -0.3V in terms of I_{ON}, SS, and DIBL. The 218 performance symmetry can be adjusted to 0 V by a proper choice of gate metals with appropriate 219 work-functions, as typically done in Si CMOS inverters^{48,49}. The voltage transfer characteristics 220 (VTC) of the inverter for supply voltage, V_{DD}, varying from 0.2 V to 1 V, show a very decent 221 transition at around -0.3 V + $V_{DD}/2$. The shift of -0.3V is due to the un-matched threshold voltage 222 V_{TH} (cf. Fig. 5b). The apparent degradation in the high V_{IN} regime is caused by the poor saturation 223 224 of the n-VFET (see I_D-V_{DS} characteristics in Fig. 5a) and high off-currents for pull-up the p-VFET. The voltage gain shows a maximum value of ~18 at $V_{DD} = 0.8 V$ (Fig. 5c). 225

This demonstration of a GeSn CMOS inverter underlines the advantages of GeSn alloys for high performance nanoelectronics. Further improvements are at hand and include the implementation a self-alignment of gate and channel via an insulating layer between the gate and the substrate, or the use of an all-GeSn heterostructure for the n-type as shown in Fig. 6 and discussed in the following.

Despite the proof-of-principle for device performance enhancement brought by the GeSn channel, 230 the n-VFET device is still limited by the use of Ge as source and drain (S/D) regions. The high S/D 231 series resistance and super-linear ID-VD characteristics at small VDs (Fig. 5a) originates from the 232 low P solubility in Ge. For the case of CVD growth the maximum active P concentration is limited 233 to $\sim 2 \times 10^{19}$ cm^{-3 50,51}, resulting in a Schottky contact and thus, a poor saturation of the I_D-V_{DS} 234 characteristics. This disadvantage is alleviated in GeSn alloys to fabricate all-GeSn n-VFET as 235 illustrated in Fig.1, where a P doping concentration of about 1×10^{20} cm⁻³ in GeSn is readily 236 achieved. The use of lower Sn content alloys, i.e. Ge0.95Sn0.05, as first epitaxial layer relaxes the 237 growth constraints, allowing a thick GeSn layer with a larger Sn content to be pseudomorphically 238 grown. The sketch of an all- Ge0.922Sn0.078 n-VFET with S/D layers doped with phosphorous to 239 7×10^{19} cm⁻³ is shown in Fig. 6a. The transfer characteristic of the device, measured at 300K, shows 240 a subthreshold swing of 120 mV/dec, similar to the Ge/Ge0.95Sn0.05/Ge n-VFET discussed above. 241 However, the use of a smaller bandgap drain layer increases the GIDL, due to enhanced band-to-242 band tunneling, leading to a lower ION/IOFF ratio. This can be solved by using a larger bandgap 243 material, meaning lower Sn content i.e <5% Sn, while maintaining a high Sn content (>8% Sn) in 244 245 the channel to improve the electron mobility, as discussed in Fig.1 and SI.

Interestingly, the low temperature measurement shows an additional application direction of the all-GeSn MOSFETs: cryogenic control electronics for quantum computing. Measurements at 12 K not only reduce the off-currents due to the suppressed the trap assisted tunneling (TAT) and thus, achieve an IoN/IoFF ratio of 10⁶, but offer an *SS* of 20 mV/dec below the threshold voltage, V_{th}, following the Boltzmann scaling of $\frac{kT}{q}$ without saturation (Fig. 6c inset). The inverse slope S_{inf}, measured at the inflection region ranging from V_{th} to V_{th}+0.1 V is only 126 mV/dec, much smaller than S_{inf}= 332 mV/dec reported ⁵², in the same voltage range, for Si nanowire MOSFET with a NW cross section of $20 \times 20 \text{ nm}^2$. This makes the GeSn device very interesting while the conventional cryogenic Si CMOS meets a big challenge called "inflection phenomenon" ⁵³. In Si CMOS the often-observed saturation of *SS* in the $log I_D \sim V_{GS}$ linear region at temperatures <50 K and the large Sinf necessitate higher applied drive voltages prohibiting the low power levels needed for cryogenic control electronics (see Fig. S7/8), the lower S_{inf} and no saturation of *SS* with the temperature in the all- GeSn n-VFET at cryogenic temperature show high potential for quantum computing applications.

260 Conclusions

261 Vertical gate all-around GeSn/Ge p-FETs and Ge/GeSn/Ge n-FETs with nanowire diameters down to 25 nm were fabricated and characterized. The small bandgap GeSn alloy used 262 on top of the nanowire significantly boosts the Ge channel p-VFETs performances, offering 263 subthreshold swings as low as 67 mV/dec and very high transconductances of up to 850 µS/µm. 264 265 For n-VFETs the Ge0.95Sn0.05 alloy used as a channel material led to an improved SS, a much higher Ion/Ioff ratio, a 2.5 times higher transconductance, and 2.6 times higher electron mobility compared 266 to Ge NW n-VFETs. The symmetry and the high performances of n- and p-VFETs enabled the 267 realization of a GeSn CMOS inverter which showed very good VTC and high voltage gains. With 268 269 excellent device performances, high carrier mobilities, band engineering possibilities, steep switching at cryogenic temperatures and Si CMOS compatibility, the GeSn-based CMOS platform 270 provides a path to extend the Moore's law beyond the silicon-based era. 271

272

273 Methods

Ge and GeSn layers were grown by reduced pressure chemical vapor deposition (RP-CVD) in an industrial cluster tool. Germane, GeH4, was used as precursor gas for pure Ge-epitaxy, and digermane, Ge₂H₆, together with tin-tetrachloride, SnCl₄, as precursors for GeSn epitaxy.

The fabrication of vertical GeSn and Ge nanowire VFETs was performed using standard CMOS 277 processes. After e-beam lithography with Hydrogen Sylses Quioxane (HSQ) as photoresist, reactive 278 ion etching using Cl₂/Ar (4/24 sccm) plasma was performed to form vertical NWs. Digital etching 279 consisting of multiple cycles of self-limiting O₂ plasma oxidation and diluted HCl stripping was 280 281 used to shrink the GeSn/Ge and Ge/GeSn/Ge NW diameters and smoothen the NW surfaces. More details can be found elsewhere²⁵. Atomic layer deposition was used to wrap HfO₂/Al₂O₃/Ge(Sn)O_x 282 dielectrics around the NWs. The final EOT after post-oxidation process was ~2.4 nm. 40 nm thick 283 284 TiN formed the gate metal. Then, planarization was performed by spin-coated spin-on-glass (SOG) with a curing at 350 °C followed by isotropic back-etching with CHF₃. The exposed top gate stack 285 was removed by an optimized Cl₂/SF₆ etching recipe. Subsequently, a second SOG spin-coating 286 287 and planarization were performed to isolate the gate stack and top contact. Finally, the device fabrication ended with Ti/Al metallization after contact window opening and a post-metallization 288 annealing. 289

290 Data availability

291 The data that support the findings of this study are available from the corresponding

author upon reasonable request. Source data underlying the graphs and charts presented in the mainfigures are included in an Excel file.

294

295 **References**

1. The internet of Things ((MIT Technology Review, 2014). https://go.nature.com/2J2IOYz

297 2. Convertino, C. *et al.* A hybrid III–V tunnel FET and MOSFET technology platform

298		integrated on silicon. Nat. Electron. 4, 162-170 (2021).
299 300	3.	Ionescu, A. M. & Riel, H. Tunnel field-effect transistors as energy-efficient electronic switches. <i>Nature</i> 479 , 329–37 (2011).
301 302	4.	Cao, W. & Banerjee, K. Is negative capacitance FET a steep-slope logic switch? <i>Nat. Commun.</i> 11 , 196 (2020).
303 304	5.	del Alamo, J. a. Nanometre-scale electronics with III–V compound semiconductors. <i>Nature</i> 479 , 317–323 (2011).
305 306	6.	Han, S. J. <i>et al.</i> High-speed logic integrated circuits with solution-processed self-assembled carbon nanotubes. <i>Nat. Nanotechnol.</i> 12 , 861–865 (2017).
307 308	7.	Chen, C. <i>et al.</i> Sub-10-nm graphene nanoribbons with atomically smooth edges from squashed carbon nanotubes. <i>Nat. Electron.</i> 4 , 653–663 (2021).
309 310	8.	Berg, M. <i>et al.</i> InAs nanowire MOSFETs in three-transistor configurations: Single balanced RF down-conversion mixers. <i>Nanotechnology</i> 25 , 485203 (2014).
311 312 313	9.	Bouarissa, N. & Aourag, H. Effective masses of electrons and heavy holes in InAs, InSb, GaSb, GaAs and some of their ternary compounds. <i>Infrared Phys. Technol.</i> 40 , 343–349 (1999).
314 315 316	10.	Yokoyama, M. <i>et al.</i> III-V/Ge high mobility channel integration of InGaAs n-channel and Ge p-channel metal-oxide-semiconductor field-effect transistors with self-aligned Ni-based metal source/drain using direct wafer bonding. <i>Appl. Phys. Express</i> 5 , 1–5 (2012).
317 318	11.	Wang, Y. <i>et al.</i> Field effect transistor based on single crystalline InSb nanowire. <i>J. Mater. Chem.</i> 21 , 2459–2462 (2011).
319 320	12.	Takagi, S. <i>et al.</i> III-V/Ge channel MOS device technologies in nano CMOS era. <i>Jpn. J. Appl. Phys.</i> 54 , 06FA01 (2015).
321 322	13.	Nishi, K. <i>et al.</i> Operation of the GaSb p-channel metal-oxide-semiconductor field-effect transistors fabricated on (111)A surfaces. <i>Appl. Phys. Lett.</i> 105 , 8–12 (2014).
323 324	14.	Pillarisetty, R. Academic and industry research progress in germanium nanodevices. <i>Nature</i> 479 , 324–328 (2011).
325 326 327	15.	Saito, M., Moto, K., Nishida, T., Suemasu, T. & Toko, K. High-electron-mobility (370 cm2/Vs) polycrystalline Ge on an insulator formed by As-doped solid-phase crystallization. <i>Sci. Rep.</i> 9 , 19–24 (2019).
328 329	16.	Feng, X., Liu, X. & Ang, K. W. 2D photonic memristor beyond graphene: Progress and prospects. <i>Nanophotonics</i> 9 , 1579–1599 (2020).
330 331 332	17.	Wen, W. C. <i>et al.</i> Interface trap and border trap characterization for Al2O3/GeOx/Ge gate stacks and influence of these traps on mobility of Ge p-MOSFET. <i>AIP Adv.</i> 10 , 065119 (2020).
333 334	18.	Kuzum, D. <i>et al.</i> High-mobility Ge N-MOSFETs and mobility degradation mechanisms. <i>IEEE Trans. Electron Devices</i> 58 , 59–66 (2011).
335	19.	Goley, P. S. & Hudait, M. K. Germanium based field-effect transistors: Challenges and

336		opportunities. Materials (Basel). 7, 2301-2339 (2014).
337 338	20.	Ye, H. Y., Lan, H. S. & Liu, C. W. Electron Mobility in Junctionless Ge Nanowire NFETs. <i>IEEE Trans. Electron Devices</i> 63, 4191–4195 (2016).
339 340 341	21.	Wu, W. <i>et al.</i> RTN and low frequency noise on ultra-scaled near-ballistic Ge nanowire nMOSFETs. <i>Dig. Tech. Pap Symp. VLSI Technol.</i> doi: 10.1109/VLSIT.2016.7573421 (2016).
342 343 344 345	22.	Wu, H., Wu, W., Si, M. & Ye, P. D. First demonstration of Ge nanowire CMOS circuits: Lowest SS of 64 mV/dec, highest gmax of 1057 µs/µm in Ge nFETs and highest maximum voltage gain of 54 V/V in Ge CMOS inverters. <i>Tech. Dig Int. Electron Devices Meet.</i> 2.1.1-2.1.4 (2015).
346 347 348	23.	Liu, B. <i>et al.</i> High performance Ge CMOS with novel InAlP-passivated channels for future sub-10 nm technology node applications. <i>Tech. Dig Int. Electron Devices Meet. IEDM</i> 657–659 (2013). doi:10.1109/IEDM.2013.6724700
349 350	24.	Soref, R. A., Buca, D. & Yu, SQ. Group IV Photonics- Driving Integrated Optoelectronics. <i>Opt. Photonics News</i> January, 32–39 (2016).
351 352 353	25.	Liu, M. <i>et al.</i> Epitaxial GeSn/Ge Vertical Nanowires for p-Type Field-Effect Transistors with Enhanced Performance. <i>ACS Appl. Nano Mater.</i> (2021). doi:10.1021/acsanm.0c02368
354 355 356	26.	Han, G. <i>et al.</i> Strained germanium-tin (GeSn) N-channel MOSFETs featuring low temperature N +/P junction formation and GeSnO 2 interfacial layer. <i>Dig. Tech. Pap Symp. VLSI Technol.</i> 97–98 (2012). doi:10.1109/VLSIT.2012.6242479
357 358 359	27.	Liu, T. H. <i>et al.</i> High-Mobility GeSn n-Channel MOSFETs by Low-Temperature Chemical Vapor Deposition and Microwave Annealing. <i>IEEE Electron Device Lett.</i> 39 , 468–471 (2018).
360 361 362	28.	Fang, Y. C., Chen, K. Y., Hsieh, C. H., Su, C. C. & Wu, Y. H. N-MOSFETs formed on solid phase epitaxially grown GeSn film with passivation by oxygen plasma featuring high mobility. <i>ACS Appl. Mater. Interfaces</i> 7 , 26374–26380 (2015).
363 364	29.	Chuang, Y. GeSn N-FinFETs and NiGeSn Contact Formation. in <i>Silicon Nanoelectronics Workshop</i> 97–98 (2017).
365 366 367	30.	Han, K. <i>et al.</i> First Demonstration of Complementary FinFETs and Tunneling FinFETs Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway towards Future Hybrid Nanoelectronics Systems. <i>Dig. Tech. Pap Symp. VLSI Technol.</i> , T182–T183 (2019).
368 369	31.	Wirths, S. <i>et al.</i> Lasing in direct-bandgap GeSn alloy grown on Si. <i>Nat. Photonics</i> 9 , 88–92 (2015).
370 371	32.	Elbaz, A. <i>et al.</i> Ultra-low-threshold continuous-wave and pulsed lasing in tensile-strained GeSn alloys. <i>Nat. Photonics</i> 14 , 375–382 (2020).
372 373	33.	Simola, E. T. <i>et al.</i> Voltage-tunable dual-band Ge/Si photodetector operating in VIS and NIR spectral range. <i>Opt. Express</i> 27 , 8529 (2019).
374	34.	Zhou, Y. et al. Electrically injected GeSn lasers on Si operating up to 100 K. Optica 7, 924

375		(2020).
376 377	35.	Tai, C. T. <i>et al.</i> Strain Effects on Rashba Spin-Orbit Coupling of 2D Hole Gases in GeSn/Ge Heterostructures. <i>Adv. Mater.</i> 33 , 2007862 (2021).
378 379 380	36.	Spirito, D. <i>et al.</i> Thermoelectric Efficiency of Epitaxial GeSn Alloys for Integrated Si- Based Applications: Assessing the Lattice Thermal Conductivity by Raman Thermometry. <i>ACS Appl. Energy Mater.</i> 4 , 7385–7392 (2021).
381 382	37.	Ertekin, E., Greaney, P. A., Chrzan, D. C. & Sands, T. D. Equilibrium limits of coherency in strained nanowire heterostructures. <i>J. Appl. Phys.</i> 97 , 114325 (2005).
383 384	38.	Swadener, J. G. & Picraux, S. T. Strain distributions and electronic property modifications in Si/Ge axial nanowire heterostructures. <i>J. Appl. Phys.</i> 105 , 044310 (2009).
385 386	39.	Rainko, D. <i>et al.</i> Investigation of carrier confinement in direct bandgap GeSn/SiGeSn 2D and 0D heterostructures. <i>Sci. Rep.</i> 8 , 1–13 (2018).
387 388 389 390	40.	Huang, Y. <i>et al.</i> First stacked Ge _{0.88} Sn _{0.12} pGAAFETs with Cap , $L_G = 40$ nm, compressive strain of 3.3 %, and high S/D Doping by CVD epitaxy featuring record I _{ON} of 58 µA at $V_{OV} = V_{DS} = -0.5V$, record G _{m, max} of 172 µS at $V_{DS} = -0.5V$, and low noise. <i>IEDM Technical Digest. IEEE International Electron Devices Meeting</i> 689–692 (2019).
391 392 393 394	41.	Huang, Y. S. <i>et al.</i> First Vertically Stacked, Compressively Strained, and Triangular $Ge_{0.91}Sn_{0.09}$ pGAAFETs with High I _{ON} of 19.3µA at V _{OV} =V _{DS} =-0.5V, G _m of 50.2µS at V _{DS} =-0.5V and Low SS _{lin} of 84mV/dec by CVD Epitaxy and Orientation Dependent Etching. <i>Dig. Tech. Pap Symp. VLSI Technol.</i> , T180–T181 (2019).
395 396 397 398	42.	Huang, Y. S. <i>et al.</i> First vertically stacked GeSn nanowire pGAAFETs with Ion = $1850\mu A/\mu m$ (Vov = V _{DS} = -1V) on Si by GeSn/Ge CVD epitaxial growth and optimum selective etching. <i>Tech. Dig Int. Electron Devices Meet. IEDM</i> 37.5.1-37.5.4 (2017). doi:10.1109/IEDM.2017.8268512
399 400	43.	Kang, Y. <i>et al.</i> Ge0.95Sn0.05Gate-All-Around p-Channel Metal-Oxide-Semiconductor Field-Effect Transistors with Sub-3 nm Nanowire Width. <i>Nano Lett.</i> 21 , 5555–5563 (2021).
401 402	44.	Chou, L. <i>et al.</i> Ge N-Channel MOSFETs with ZrO ₂ Dielectric Achieving Improved Mobility. <i>Nanoscale Res. Lett.</i> 16 , (2021).
403 404	45.	Ghibaudo, G. New method for the extraction of MOSFET parameters. <i>Electron. Lett.</i> 24 , 543–545 (1988).
405 406 407	46.	Han, G. <i>et al.</i> Strained germanium-tin (GeSn) N-channel MOSFETs featuring low temperature N ⁺ /P junction formation and GeSnO ₂ interfacial layer. <i>Dig. Tech. Pap Symp. VLSI Technol.</i> 97–98 (2012). doi:10.1109/VLSIT.2012.6242479
408 409 410 411	47.	Tu, C. Te <i>et al.</i> First Vertically Stacked Tensily Strained Ge _{0.98} Si _{0.02} nGAAFETs with No Parasitic Channel and $L_G = 40$ nm Featuring Record IoN = 48 µA at Vov=VDS=0.5V and Record G _{m,max} (µS/µm)/SS _{SAT} (mV/dec) = 8.3 at VDS=0.5V. <i>Tech. Dig Int. Electron Devices Meet. IEDM</i> , 681–684 (2019).
412 413 414	48.	Jena, B., Dash, S. & Mishra, G. P. Improved Switching Speed of a CMOS Inverter Using Work-Function Modulation Engineering. <i>IEEE Trans. Electron Devices</i> 65 , 2422–2429 (2018).

415 416 417	49.	Chang, W. T., Li, M. H., Hsu, C. H., Lin, W. C. & Yeh, W. K. Modifying threshold voltages to n- And p- Type FinFETs by work function metal stacks. <i>IEEE Open J. Nanotechnol.</i> 2 , 72–77 (2021).
418 419 420	50.	Camacho-Aguilera, R. E., Cai, Y., Bessette, J. T., Kimerling, L. C. & Michel, J. High active carrier concentration in n-type, thin film Ge using delta-doping. <i>Opt. Mater. Express</i> 2 , 1462 (2012).
421 422	51.	Brotzmann, S. & Bracht, H. Intrinsic and extrinsic diffusion of phosphorus, arsenic, and antimony in germanium. <i>J. Appl. Phys.</i> 103 , 033508 (2008).
423 424 425 426	52.	Habicht, S., Feste, S., Zhao, Q. T., Buca, D. & Mantl, S. Electrical characterization of Ω -gated uniaxial tensile strained Si nanowire-array metal-oxide-semiconductor field effect transistors with <100>- and <110> channel orientations. <i>Thin Solid Films</i> 520 , 3332–3336 (2012).
427 428	53.	Beckers, A., Jazaeri, F. & Enz, C. Inflection Phenomenon in Cryogenic MOSFET Behavior. <i>IEEE Trans. Electron Devices</i> 67, 1357–1360 (2020).
429		
430		
431		
432		
433	Ackn	owledgements: The authors thank to the German Federal Ministry of Education (BMBF)
434	for pa	artially supporting the activity via ForMikro - SiGeSn nanoFET project.
435		
436	Auth	or Contributions:
437	Q.Z a	nd D.B. planned the device and the experiments. M.F., J.M.H. and D.B. worked on the epitaxy
438	and o	characterization of the material. M.L and Y.J. performed the device fabrication, and
439	chara	cterization. D.Y and Y.H carried out part of the device characterization. Z.I performed the

440 band structure calculation. J.H. B, F.B. and A.M performed the SEM, TEM EDX and SIMS

441 characterization. J.K. and Q.Z. supervised the work and coordinated device fabrication and data

interpretation. D.B., J.K and Q.Z edited the manuscript and all authors discussed and corrected the

443 manuscript.

444

445	Corresponding author: Qing-Tai Zhao, q.zhao@fz-juelich.de
446	Competing interests
447	The authors declare no competing interests.
448 449	Additional information Supplementary information is available in the online version of the paper. Correspondence and
450	requests for materials should be addressed to Q.Z. (<u>q.zhao@fz-juelich.de</u>).
451	
452	Figure Legends
453	
454	Figure 1. Description of the GeSn CMOS concept. a Schematic cross sectional view of GeSn/Ge
455	stacks grown on Si substrates for CMOS processing. b Vertical GeSn/Ge GAA NW CMOS inverter
456	based on stacks in a . c Schematic view of an n-type vertical intrinsic Ge/Ge0.95Sn0.05/Ge NW. d .
457	In-plane strain, ϵ_{xx} , variation along the Ge/Ge _{0.95} Sn _{0.05} /Ge NW z-direction for NWs with 20 nm
458	(red dashed line) and 65 nm (blue line) diameters. e Calculated band energies along z-axis for a
459	20 nm diameter Ge/Ge _{0.95} Sn _{0.05} /Ge NW heterostructure. f Schematic view of an n-type vertical
460	intrinsic Ge _{1-x} Sn _x /Ge _{1-y} Sn _y / Ge _{1-x} Sn _x (x <y) <b="" nw.="">g Calculated band energies along z-axis for a</y)>
461	20 nm diameter Ge_0.95Sn_0.05/Ge_0.92Sn_0.08 NW heterostructure . h Calculated band energies along z-
462	axis for a 20 nm diameter $Ge_{0.92}Sn_{0.08}/Ge_{0.90}Sn_{0.10}$ NW heterostructure. Blue: E _L ; Red, E _F ; Dark
463	green: energy for heavy holes (HH); Light green: energy for light holes (LH).
464	
465	Figure 2: NWs processing and physical characterization. a Cross-sectional TEM micrograph
466	of the Ge/GeSn/Ge heterostructure used for n-VFETs fabrication, overlapped with SIMS depth
467	profiles of Sn, Ge and P. b 3D SEM image of a top-down n-type NW. In the upper inset, the SOG

468 is etched to evidence the gate stack -Ge source region. The lower inset shows the top of the NW

after the second SOG planarization prior to NiGe contact formation. c Overlapped SEM images of
GeSn/Ge NWs used for p-VFETs. d Cross-sectional TEM image of a vertical Ge0.95Sn0.05/Ge GAA
NW n-VFET. Insets of d EDX elemental mapping of Ni, Ti and Sn metals (upper left), HR-TEM
image showing the sharp interface between GeSn and the GeSnOx/Al₂O₃/5 nm HfO₂ gate stack
(bottom left) and the GeSn/Al₂O₃ interface (bottom right). e EDX elemental mapping of a p-VFET
with HR-TEM images for the top NiGeSn/GeSn source contact (left top) and for the
GeOx/Al₂O₃/5 nm HfO₂ gate oxides on Ge channel.

476

Figure 3: Electrical performance of vertical GeSn/Ge GAA NW p-FETs. a Schematic of a p-477 VFET with Ge0.92Sn0.08 source and Ge channel. b ID –VGs transfer characteristics for a p-VFET 478 with NW diameters of 25 nm and 65 nm. c ID-VDS output characteristics for a 25 nm NW diameter 479 480 p-VFET, showing very good saturation. **d** Transconductance G_m of p-VFETs with NW diameters of 65 nm and 25 nm. e Subthreshold swing SS and peak Gm as a function of NW diameter. The SS 481 improves and the Gm decreases for smaller NW diameters because of the increased top NW contact 482 resistance. f Benchmarking of current GeSn p-VFETs with state-of-the-art published GeSn NW p-483 FETs in terms of SS. 484

Figure 4: Electrical performance of vertical Ge/GeSn/Ge GAA NW n-FET. a Schematic of an n-VFET with a Ge0.95Sn0.05 channel and Ge source and drain. **b** ID–VGS transfer characteristics for a Ge/Ge0.95Sn0.05 /Ge n-VFET in comparison with a Ge homojunction n-VFET, both with a NW diameter of 25 nm. **c** 2.5 times higher transconductance, Gm, for GeSn channel n-VFET compared to the Ge n-VFET. **d** SS measured at VDS=0.5 V and peak Gm values as a function of NW diameter, showing improved SS and degraded Gm with decreasing NW diameter. The error bars represent the standard devications of the measured data from 15 transistors. **e** Plots of the Y-function for the 492 mobility calculation. **f** SS benchmarking of current n-VFETs with state-of-the-art GeSn n-493 FETs,mostly taken at $V_{DS}=0.5$ V with exception of the data in Ref. [27] which was given at 494 $V_{DS}=0.1$ V.

Figure 5: GeSn CMOS inverter characteristics. a I_D -V_{GS} and I_D -V_{DS} characteristics of the GeSn/Ge p-VFET and Ge/GeSn/Ge n-VFET forming the CMOS inverter. The inset (top right) shows the inverter circuit connections of p- and n-VFETs. b VTC of a hybrid inverter by varying the supply voltage V_{DD} from 0.2 V to 1 V. c Voltage gain versus V_{IN} of an inverter with a maximum gain of 18 V/V at V_{DD} = 0.8 V.

500

Figure 6: Characteristics of an all $Ge_{0.922}Sn_{0.078}$ n-VFET with a NW diameter of 50 nm. a Schematic showing the device structure; b I_D-V_{GS} transfer characteristics measured at 300 K and, c at 12 K. The inset in c shows the SS scaling with temperature. The steep slope in the inflection region demonstrates high potential for quantum computing application.

505

506

507