Author Posting. © Publisher Nature, 2020. This is the author's version of the work. It is posted here by permission of Publisher Nature for personal use, not for redistribution. The definitive version was published in Nature Electronics, Volume 3, June 2020. doi:10.1038/s41928-020-0417-9 (Link zum doi)

- 1 Manuscript #: NATELECTRON-19122342B
- 2
- 3 Corresponding author name(s): Juerg Leuthold, Ueli Koch.
- 4

5 **1. Extended Data**

Figure #	Figure title	Filename	Figure Legend
	One sentence only	This should be the name the file is saved as when it is uploaded to our system. Please include the file extension. i.e.: Smith_ED_Fig1.jpg	If you are citing a reference for the first time in these legends, please include all new references in the main text Methods References section, and carry on the numbering from the main References section of the paper. If your paper does not have a Methods section, include all new references at the end of the main Reference list.
Extended Data Fig. 1	Simplified interface between electronic output stage and plasmonic Mach- Zehnder modulator (MZM).	Koch_ED_Fig1_TML.ti f	Typically, both output stage and modulator are terminated by 50 Ω . In our case, the plasmonic MZM can be modelled as electrically lumped, which allows for single-end termination. Hence, the driving voltage is doubled without increase in energy consumption. Additionally, such an approach allows tuning of the output impedance to specific needs.
Extended Data Fig. 2	Active area and power consumption per circuit part.	Koch_ED_Fig2_Power Area.tif	The operation-critical functions (2:1 SEL and clock distribution) are separated from the optional parts for advanced functionalities and for measurement purposes.
Extended Data Fig. 3	Temperature map of monolithic transmitter.	Koch_ED_Fig3_Tempe rature.tif	Thermal simulations of the electronic circuit revealed the temperatures listed in the table inset, which have been compared to measurements with on-chip temperature diodes. Ideal and reduced thermal conduction to the substrate match well with measurements on a raw electronic chip and a post-processed transmitter chip, respectively.
Extended Data Fig. 4	Temperature stability of the nonlinear organic	Koch_ED_Fig4_OEO.ti f	Stable operation until about 140°C was measured with a drastic degradation when reaching the glass temperature of

	electro-optic material.		150°C. The small dip at 120°C is due to thermally induced setup fluctuations. The trend line (dashed) serves to guide the eye.
Extended Data Fig. 5	Data modulation experiment for externally driven monolithic plasmonic modulator.	Koch_ED_Fig5_DataEx ternalDrive.tif	An amplified external source applies the electrical signal to the modulator. 100 GBd NRZ-OOK has been modulated and transmitted to the receiver for direct detection. The insets show the received optical eye after equalization.

6	A monolithic bipolar CMOS electronic-
7	plasmonic high-speed transmitter
8	
9	Ueli Koch ¹ *, Christopher Uhl ² , Horst Hettrich ³ , Yuriy Fedoryshyn ¹ , Claudia Hoessbacher ^{1,4} , Wolfgang Heni ^{1,4} ,
10	Benedikt Baeuerle ^{1,4} , Bertold Ian Bitachon ¹ , Arne Josten ¹ , Masafumi Ayata ¹ , Huajun Xu ⁵ , Delwin L. Elder ⁵ ,
11	Larry R. Dalton ⁵ , Elad Mentovich ⁶ , Paraskevas Bakopoulos ⁶ , Stefan Lischke ⁷ , Andreas Krüger ⁷ , Lars Zimmermann ^{7,8} ,
12	Dimitris Tsiokos ⁹ , Nikos Pleros ⁹ , Michael Möller ^{2,3} , Juerg Leuthold ¹ *
13	
14	¹ ETH Zurich, Institute of Electromagnetic Fields, Zurich, Switzerland
15	² Saarland University, Chair of Electronics and Circuits, Saarbrücken, Germany
16	³ MICRAM Microelectronic GmbH, Bochum, Germany
17	⁴ Polariton Technologies Ltd., Zurich, Switzerland
18	⁵ University of Washington, Department of Chemistry, Seattle WA, USA

- 19 ⁶Mellanox Technologies Ltd., Yokneam, Israel
- 20 ⁷IHP Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany
- 21 ⁸Technische Universitaet Berlin, Berlin, Germany
- ⁹Aristotle University of Thessaloniki, Center for Interdisciplinary Research and Innovation, Thessaloniki, Greece
- 23 *e-mail: uelikoch@ethz.ch, leuthold@ethz.ch

24

25 **ABSTRACT**

26 In order to address the challenge of increasing data rates, next generation optical communication networks will

27 require the co-integration of electronics and photonics. Heterogeneous integration of these technologies has

28	shown promise, but will eventually become bandwidth limited. Faster monolithic approaches will, therefore, be
29	needed, but monolithic approaches using complementary metal-oxide-semiconductor (CMOS) electronics and
30	silicon photonics are typically limited by their underlying electronic or photonic technologies. Here, we report a
31	monolithically integrated electro-optical transmitter that can achieve symbol rates beyond 100 GBd. Our approach
32	combines advanced bipolar CMOS with silicon plasmonics, and addresses key challenges in monolithic integration
33	through the co-design of the electronic and plasmonic layers, including thermal design, packaging, and a nonlinear
34	organic electro-optic material. To illustrate the potential of our technology, we develop two modulator concepts —
35	an ultra-compact plasmonic modulator and a silicon-plasmonic modulator with photonic routing $-$ both directly
36	processed onto the bipolar CMOS electronics.
37	
38	
30	
55	
40	
41	
42	
43	
44	
45	
46	
47	Future communications systems will require the co-integration of electronic and photonic systems. A key example is
48	optical transmitters: electro-optical devices that convert electrical information to the optical domain for signal
49	transmission. Such devices should currently offer dozens of Gb/s of data speed on a compact footprint, while being

50 cost- and energy-efficient¹. However, data centres and computing infrastructures will shortly require Tb/s data

rates in a single optical link^{2,3}. This calls for parallelization and high line data rates, and to achieve such data rates,
the co-integration of high-speed electronics and high-bandwidth photonics is needed.

53 Integration of electronics and photonics is typically achieved heterogeneously using two separate chips. Transmitters using vertical-cavity surface-emitting lasers⁴ have demonstrated energy-efficient data links at up to 54 56 GBd⁵⁻⁷. However, such directly modulated sources are bandwidth limited and higher symbol rates are hard to 55 achieve¹. Externally modulated sources and external modulators offer a photonic high-speed alternative, and 56 photonic solutions based on lithium niobate^{8,9}, indium phosphide¹⁰⁻¹⁸, silicon¹⁹⁻²⁵ and plasmonics²⁶⁻²⁹ have emerged 57 for intensity modulation and direct detection (IM/DD) systems. So far, heterogeneous transmitters in bondwire 58 assembly^{14,17,25,29} have shown the highest symbol rates, achieving 222 GBd with plasmonics²⁹, 192 GBd with indium 59 phosphide photonics¹⁷, and 56 GBd with silicon photonics²⁵. However, parasitics at the mismatched bondwire 60 61 interface eventually constitute a bottleneck to the speed. Alternatively, three-dimensional bonding or flip-chip assemblies can reduce the interface parasitics³⁰, with 100 GBd operation being demonstrated using indium 62 phosphide photonics¹⁴. But heterogeneous integration remains a costly and non-ideal approach since two separate 63 64 high-performance chips are interfacing at the most critical position of highest data bandwidth.

65 Monolithic integration could overcome this bottleneck and reach higher symbol rates using ultra-short 66 direct connections known as on-chip vias. This use of a common substrate could offer a more compact footprint, simplified testing and lower costs. However, most electronic and photonic technologies rely on two incompatible 67 68 material platforms, and thus new approaches are required. The silicon CMOS technology could provide a cost- and energy-efficient solution for both electronics and photonics³¹⁻³⁴. A full photonic library on a zero-change CMOS 69 platform with a 10 GBd data link has, in particular, been demonstrated³³, and has shown modulation at 40 GBd³⁴. 70 However, standard CMOS technology is bandwidth limited and cannot achieve the symbol rates of high-speed 71 72 heterogeneous demonstrations. Alternative monolithic solutions relying on indium phosphide or bipolar CMOS 73 (BiCMOS) technologies are therefore of interest. BiCMOS could be of particular value because it offers high-speed electronics and is CMOS-compatible. In addition, plasmonics is, in principle, an ideal counterpart as a photonic 74 technology³⁵, offering bandwidths in excess of 500 GHz³⁶ and compatibility with a variety of substrate materials³⁷. 75

In this Article, we report a monolithically integrated BiCMOS electronic–plasmonic transmitter³⁸ that can 76 77 achieve symbol rates beyond 100 GBd. The transmitter is comprised of high-speed BiCMOS electronic layers and a plasmonic layer on a single chip. The electronic layers offer a BiCMOS circuit that has been designed in line with 78 79 data-centre standards and performs a 4:1 power multiplexing to deliver on-off keying (OOK) signals to the 80 plasmonic layer above. The plasmonic layer consists of compact and high-bandwidth plasmonic Mach-Zehnder 81 modulators (MZM). The electronic and plasmonic layers are interconnected by vias. The chips have been designed 82 to operate at elevated temperatures and are tested in uncooled data modulation experiments. Operation at 120 83 GBd is demonstrated using a silicon-plasmonic MZM, and an ultra-compact modulator is created that shows operation at 100 GBd on a footprint of 29 × 6 μ m². Neither the BiCMOS electronics nor the plasmonic technologies 84 85 operate at their fundamental speed limit, suggesting that our approach could provide a route to 200 GBd and beyond. 86

87 Concept

88 Our monolithically integrated high-speed transmitter is conceptually depicted in Fig. 1. The transmitter 89 consists of BiCMOS electronic layers (blue) and a plasmonic top layer (red), which are implemented on a common 90 substrate and connected through electrical wires (vias). The zoom-in to the plasmonic modulator shows the direct 91 high-speed connection of electronics with plasmonics.

In the electronic layer stack (blue), electrical signals are generated to drive the plasmonic modulators. A multiplexer (MUX), designed in agreement to data centre standards, achieves highest data rates by performing a 4:1 multiplexing. The MUX input data is either externally supplied or generated on-chip. At the MUX output, a power multiplexing stage replaces the standard output driver amplifier to achieve highest signal quality in an energy-efficient implementation³⁹. The SiGe BiCMOS platform hereby not only offers highest speeds and CMOS-compatibility but also enables monolithic integration with photonic components based on the silicon technology.

99 The plasmonic layer (red) comprises silicon photonics and gold plasmonics in a top layer: photonics for 100 passive and plasmonics for active components. In this layer, plasmonic Mach-Zehnder modulators (MZMs) convert

101 the electrical signals into the optical domain through light intensity modulation for reception with direct detection. 102 Plasmonic modulators, despite having increased insertion loss, are an ideal solution as they offer ultra-compact footprint⁴⁰, independence of photonic substrates³⁷, high electro-optical bandwidth³⁶, energy-efficient modulation⁴¹ 103 and operation at CMOS-compatible voltages⁴². The transmitter comprises two types of plasmonic MZMs on a single 104 substrate. A silicon-plasmonic MZM using photonic waveguides⁴³ was implemented together with an alternative 105 106 ultra-compact plasmonic MZM, where direct fiber-to-modulator coupling has been integrated into the device (see 107 zoom-in of Fig. 1). Both modulator types have been simultaneously driven, which is possible due to the compact 108 size and small capacity of plasmonic modulators.

The electronic layers and the plasmonic layer are connected by on-chip vias. Vias at the final power multiplexer (PMUX) stage bring the electrical output signal directly to the plasmonic modulators. The proximity of the PMUX outputs to the plasmonic modulators enables best signal quality at highest speed. Additional vias for high-speed electrical interfaces are connecting the bondpads in the top layer with the electronic circuit beneath. They give access to data input and clock in- and output. Note that the compactness of the plasmonic modulators allows describing them as electrically lumped elements. This renders their electrical impedance a design parameter and allows trading in driving voltage and energy consumption (see Methods).

116 Power dissipation in the high-speed electronics can lead to excess heating with temperatures hot spots 117 above 150°C. Hence, thermal co-design of electronics, plasmonics and packaging was crucial to successfully 118 demonstrating a monolithic transmitter (see Methods). Moreover, plasmonic switching in the modulators takes advantage of a nonlinear electro-optic effect in an organic material⁴⁴. Here, a nonlinear organic electro-optic (OEO) 119 material, 2:1 HLD1:HLD2 (ref. ⁴⁵), has been used in the device, which enables operation at elevated temperatures. 120 121 This organic material system mixes the anthracene-containing chromophore HLD1 and the acrylate-containing 122 chromophore HLD2, and allows for crosslinking without additional agents. Its thermal stabilization offers reliable 123 operation at temperatures beyond 120°C. With this configuration, we demonstrate 120 GBd data modulation with a 124 monolithically integrated transmitter.

125 Electronics

The electronics of the monolithically integrated chip needs to meet multiple demands. First, the data input interface needs to be compatible with standard data centre sources. Second, a sufficiently high voltage swing with smallest possible power consumption must be generated to drive the MZM at symbol rates of at least 100 GBd. Third, a semiconductor technology well-suited for a photonic monolithic integration is required.

130 The electronic circuit that forms the MUX to drive the plasmonic modulator is shown with its corresponding 131 building blocks in Fig. 2a. The design considerations are presented in the following with the focus on the 132 monolithical integration together with an on-chip MZM. Details concerning the circuit development and performance can be found in Refs.^{46,47} for a previous version. The present implementation is detailed in Ref.⁴⁸. A 133 134 4:1 MUX topology allows for conversion of data-centre-compatible 4 × 25 Gb/s non-return-to-zero (NRZ) 135 on-off-keying (OOK) input signals to a 100 Gb/s NRZ-OOK output signal at the MZM. Integrated delay locked loops 136 (DLL) align the input data to the MUX clock, see inset of Fig. 2a, and thereby automatically compensate for a timing skew between the data inputs⁴⁹. Regarding the use of the circuit in an integrated transmitter, a trade-off between 137 138 performance and power consumption has to be chosen. The presented design is optimized to reach highest 139 performance and to provide a large flexibility in order to enable the characterization of the transmitter under 140 various conditions (see Methods). Thanks to a wideband circuit design, the chip can be operated at flexible data 141 rates. For this, only the input clock frequency has to be adjusted correspondingly.

To drive the MZM, a power multiplexer (PMUX) concept is chosen such that no additional driver amplifier is required. Instead, the final 2:1 selector (SEL) stage of the MUX directly drives the MZM. This offers several advantages^{39,47}. For the present application, the good signal quality at high data rates and the low power consumption should especially be highlighted. The final 2:1 SEL has a power consumption of 0.9 W when operating with a nominal differential voltage swing of 2 V_{pp} (1 V_{pp} single-ended) at highest data rates. The PMUX concept can readily be extended to implement a PAM-4 transmitter by parallel connection of a second output stage with halved output swing and reduced power consumption. For the present design, this option is not implemented, however, it

offers the potential to reach even higher data rates and higher energy efficiency. Design considerations concerning
the adaption of the output interface to the MZM are presented in the Methods.

For the implementation, the BiCMOS semiconductor technology SG13G2 from IHP (adaptions in Methods) with a high transit frequency $f_T = 300$ GHz of the bipolar transistors has been chosen. Compared to compound technologies (e.g. InP), which offer higher transit frequencies (e.g. $f_T = 400$ GHz enabling the fastest MUX known so far with 222 Gb/s²⁹), a BiCMOS technology brings the advantages of being cost-efficient and enabling a dense co-integration of high-speed bipolar electronics with standard CMOS signal processing. Moreover, there are developments of faster BiCMOS technologies that allow for an increase in the data rate of the presented circuit.

157 To assess the performance of the electronics (and of the MZM) without the need for an external data 158 source, an on-chip pseudo-random bit sequence (PRBS) generator has been integrated and connected to the data 159 inputs. On-chip measurements with a wafer probe at a chip variant with an electrical output interface demonstrate 160 the performance of the electronics. The presented circuit delivers a flat operation for clock frequencies up to 90 GHz (limited by measurement equipment), which was tested by applying a 1-0-1-0 sequence⁴⁸. Data modulation 161 162 experiments show a clear open eye diagram for a data rate of 100 Gb/s, see Fig. 2b. Due to the external 50 Ω load 163 of the measurement equipment, the voltage swing of $1.2 V_{pp}$ is only half of the voltage swing at an integrated 164 high-ohmic MZM. A comparison between an on-chip measurement and when interfaced by bondwires at a data 165 rate of 120 Gb/s shows, how bondwires reduce the eye opening by almost 20 % and hereby degrade the signal 166 quality, see Fig. 2c. This demonstrates the advantage of monolithic integration, where no bondwires are needed.

167 Plasmonics

168 The plasmonic MZMs are the principal optical components in the demonstration for a monolithic integrated 169 transmitter. Three plasmonic modulator concepts were pursued in this work and integrated in the plasmonic layer: 170 two silicon-plasmonic MZM concepts, one driven with the internal MUX and one externally driven as a reference, 171 and a new ultra-compact MZM concept. All three concepts are based on the 500 GHz plasmonic modulator 172 technology³⁶ and have a built-in asymmetry in order to tune the operation point in the optical domain without the

need of an electrical bias. Fig. 3 introduces the new concept, depicts the co-integrated modulators and
demonstrates the capabilities of monolithic integrated MZMs.

The first modulator concept is based on silicon photonic waveguides and splitters and relies on previous demonstrations from our group^{27,43}. Standard single mode fibres connect to this device via grating couplers. Silicon photonic multimode interference coupler split and combine the optical carrier. A photonic delay line in one arm of the Mach-Zehnder interferometer allows choosing the MZM operation point by tuning the optical wavelength. The actual modulation is performed in two plasmonic phase modulators⁵⁰ that operate in push-pull mode. The co-integrated silicon-plasmonic MZM offers an extinction ratio of 35 dB with a total insertion loss of 25 dB. Fig. 3b depicts a scanning electron microscope (SEM) image of the two modulator arms of the actual monolithic MZM.

182 The second concept is the ultra-compact plasmonic MZM with a footprint of only $29 \times 6 \mu m^2$, which is 183 optically connected through a 24 µm pitched optical fiber array (OFA), see Fig. 3a. The direct fiber-to-slot coupling 184 scheme shown in the inset efficiently converts an optical fiber mode directly into a plasmonic slot mode, omitting losses in intermediate photonic components⁴⁰. Metallic y-splitters split and combine the optical carrier. Asymmetric 185 186 arm lengths cause a phase difference between the two MZM arms and fix the operation point. Two plasmonic 187 phase modulators constitute the MZM, which is driven in push-pull mode. Fig. 3c shows an SEM image of the 188 ultra-compact modulator co-integrated with electronics, which offers an extinction ratio above 10 dB and insertion 189 losses of 27 dB.

As a reference, an externally driven monolithic MZM was processed on the same chip to evaluate the performance of integrated plasmonic devices on BiCMOS chips – but without interface to the electronics. Hereby, the plasmonic modulator with insertion losses of 25 dB and an extinction ratio of 30 dB has been operated under ideal conditions at room temperature. An amplified electrical data signal ($V_p = 2.71 V$, $V_{rms} = 1.55 V$) has been applied to the modulator via an RF probe, which results in a higher voltage swing than for integrated solutions and does not need a bandwidth-limiting bondwire interface. 100 GBd data modulation was demonstrated with a bit error ratio (BER) < 10⁻⁵ for two-level modulation (NRZ-OOK) (setup and measurement in Methods). Fig. 3d depicts

the corresponding eye diagrams. The received signal quality of 16 dB signal-to-noise ratio (SNR) indicates an
 enormous potential for symbol rates beyond 200 GBd⁵¹.

199 Monolithic integration

200 The monolithic integration of electronics and plasmonics was confronted with a set of challenges from 201 platform compatibility over module assembly to high processing demands. While the electronic chips were 202 produced in a SiGe BiCMOS foundry, the plasmonic top layer and the bondpads were post-processed directly onto 203 the electronic chip in the in-house facilities. In a final step, chip assembly and wirebonding to a dedicated printed 204 circuit board (PCB) as well as packaging and connectorisation were performed. The final monolithic test module is 205 depicted in Fig. 4, where the subfigures show zoom-ins at different scales – centimetre to micrometre scale – on 206 which the monolithic integration was optimized. Fig. 4a shows the complete test module with DC and RF 207 connectors and a PCB bringing the differential input data, clock and DC supply to the transmitter chip. Fig. 4b shows 208 the bondwire assembly connecting PCB and transmitter chip. Fig. 4c shows a microscope image of the monolithic 209 transmitter chip. Electronics and plasmonics were integrated on the same chip. A zoom-in to the plasmonic devices 210 is shown in the last subfigure, see Fig. 4d.

The electronic chip features five output positions, which are driven simultaneously. This allows the implementation of multiple photonic components for evaluation – among which are the two plasmonic MZM concepts presented above. This placement of multiple modulators is only possible for modulators with small capacitances, whose simultaneous operation does not affect the electrical signal quality along the output transmission line. Such an adaption of the electronic MUX would not be possible with alternative photonic concepts.

A major challenge for monolithic integration is the high temperature environment in proximity to electronics. Recent demonstrations showed temperature stability in organic-based plasmonic modulators up to 75°C⁴¹, while the electronic chips reach 150°C at the core and up to 125°C at the output stage. Thermal modelling of the transmitter chip allowed for improved placement of the modulators along the output transmission line (see Methods). Still, to prevent degradation at high temperatures, a nonlinear organic electro-optic material

222 2:1 HLD1:HLD2 was developed⁴⁵. A crosslinking procedure stabilized the organic material such that it can withstand
 223 temperature above 120°C (see Methods). On-chip temperature measurements verified uncooled operation of the
 224 monolithic transmitter at local temperatures above 112°C.

225

226 Monolithic transmitter performance

227 The monolithic transmitter was tested in a data modulation experiment with symbol rates of up to 120 GBd 228 under uncooled ambient air conditions and without encapsulation. The experimental setup is schematically given in 229 Fig. 5. An RF synthesizer serves as a clock source for the electronic circuit, which generates a PRBS data sequence of 230 2^9 -1 bits with symbol rate of twice the input clock frequency. An external laser serves as light source and delivers 5 231 to 11 dBm optical input power to the chip (measured in fiber before chip). Light is coupled in and out of the 232 monolithic transmitter through optical fibres. Two types of plasmonic MZMs (see section 4) were simultaneously 233 driven – a silicon-plasmonic MZM and an ultra-compact plasmonic MZM. The modulated optical signal was 234 transmitted over an optical fiber link to the receiver. The signal was amplified and filtered before being received 235 with direct detection by a single photodiode. Five million samples of the converted signal are captured using 63 GHz 236 real-time oscilloscope with 160 GS/s. Offline digital signal processing (DSP) was applied for signal recovery and 237 equalization. Fig. 5a and b show the eye diagrams of different data rates for the two MZM types (full details in Methods). 120 GBd were modulated with the silicon-plasmonic MZM with a BER of $1.74 \cdot 10^{-2}$ and 100 GBd with the 238 ultra-compact design with a BER of $3.95 \cdot 10^{-2}$. The lower-speed performance of the ultra-compact MZM is 239 240 associated to a non-optimal operation point of the MZM, as the device is only tuneable to the ideal quadrature 241 operation point through a voltage bias. Here, a voltage bias in the electronic layer has been omitted in order to guarantee maximum signal quality at highest speed. Still, both BERs are below $4 \cdot 10^{-2}$ as required for successful 242 soft-decision forward error correction⁵². 243

244

245 Conclusions

246 Our approach offers a solution to a key challenge in next generation communication networks — the 247 high-speed co-integration of electronics and photonics — and provides a route to overcome the speed limitations in 248 current transceiver systems. We developed a monolithic integration platform that combines high-speed BiCMOS 249 electronics with high-bandwidth plasmonics connected through direct on-chip interfaces. The platform offers 250 high-speed data transmission, achieving symbol rates beyond 100 GBd. This was achieved through the co-design of 251 electronics and photonics, including thermal design and a nonlinear organic electro-optic material. Both the 252 BiCMOS electronics and plasmonic technologies are not yet at their limits, and symbol rates beyond 200 GBd should 253 be possible.

254

255 Methods

256 Electronic Advantages of Monolithic Integration

257 Due to the monolithical integration of photonics and electronics on a single chip, the design of the output 258 interface as shown simplified in Extended Data Fig. 1 can be adapted to the MZM load. In contrast, for systems with 259 an external MZM, the output impedance of the electronics (R_{T1}) is typically designed as 50 Ω to match the 260 characteristic impedance of transmission lines (TML). As the MZM (R_{T2}) is typically matched to 50 Ω to terminate 261 the far end of the external TML, the voltage swing at the MZM is only half the source voltage swing for an open 262 output $(R_{T2} \rightarrow \infty)$. In case of the monolithically integrated plasmonic MZM, a termination at both ends is not 263 required as the size of the MZM is small and thus can be assumed as electrically lumped. Thus, a single termination 264 that acts as a simple load resistor is sufficient, which doubles the output voltage swing compared to an external 265 MZM without an increase in current consumption. In principal, because of the low MZM load capacitance, the 266 matching can also be chosen larger than 50 Ω , which even decreases the current consumption further. For the 267 current implementation, however, a concept is chosen, where an on-chip TML is matched at one end only by its 268 characteristic impedance of 50 Ω ($R_{T1} \rightarrow \infty$, $R_{T2} = 50 \Omega$). This allows multiple positions to place the MZM and thus gives a degree of freedom for the experiments by choosing an optimal position with respect to temperature, signal quality and integration processing. In our experiments, four MZMs are positioned at dedicated positions along the TML. In the design of the electronics, the MZM capacitance is modelled by an increase in the distributed TML capacitance. The related TML inductance is designed for a wave impedance of 50 Ω . That allows for a single 50 Ω termination at the end of the TML whereby the signal amplitude along the TML (i.e. at each of the MZMs along the TML) is approximately constant.

In addition to the advantages of the single termination of the lumped MZM, the monolithic integration significantly reduces parasitic inductances and capacitances of the output interface as the interconnect length between output stage and MZM is much shorter than for a heterogeneous approach as neither bondpads nor bondwires are required. This lead to a higher bandwidth at the MUX-MZM interface.

279 Adaption of BiCMOS Process & Post-Processing

To enable the monolithic integration of plasmonic modulators on a BiCMOS electronic chip, the standard BiCMOS fabrication process has been adapted. Normally, the BiCMOS platform does not provide a flat topography at the end of the backend of line (BEOL) process and inter-metal vias are not directly accessible. To enable electronic-plasmonic integration, the top-metal2 interconnect level and passivation were omitted and the chemical-mechanical polishing process was optimized to allow for both low resistance access to the interconnect vias (about 2 Ω per electrode or 16 Ω per via) and a smooth surface for modulator post-processing with a root mean square roughness of 0.35 nm.

The post-processing of the plasmonic modulators was performed directly on top of the BiCMOS electronic chip and aligned to the driver's output vias. The passive silicon-photonic structures were etched into a 220 nm thick silicon layer, which was deposited at 300°C in plasma-enhanced chemical vapour deposition. The plasmonic modulators were structured using a lift-off process for 150 nm of gold deposited by electron-beam evaporation. In a last step, the OEO material was deposited by spin-coating. In order to stay below the thermal budget of a BiCMOS electronic chip, all processes were performed at temperatures not exceeding 300°C.

293 Specifications of the Transmitter Module

294 The main specification of a transmitter module is its performance in terms of maximum symbol rate, which 295 was targeted in this demonstration. However, side specifications such as energy consumption and active device 296 area are becoming more and more relevant with increasing integration. Extended Data Fig. 2 shows both active 297 area and power consumption for each of the electronic circuit parts. The final 2:1 SEL and the high-speed clock 298 distribution (50 GHz) are the critical electronic components that have to be integrated on the transmitter chip. The 299 other circuit parts are optional and are implemented to show advanced functionalities and for testing purposes. 300 First, a 4:2 MUX is implemented in order to allow external data input at 25 GBd as in former data centre standards 301 for NRZ. Second, a circuit for input data alignment allows compensating for a timing skew on-chip. Third, a 302 reference clock out is added as an optional feature for clock synchronization in the measurement system. Further, a 303 frequency doubler serves as an alternative way to reach high-speed clock frequencies exceeding externally available 304 speeds. Last, an on-chip PRBS generator offers convenient and fast testing capabilities without external data input 305 and complements the external data inputs. Regarding the power consumption, the consumed energy-per-bit 306 amounts to 28 pJ/b for the critical on-chip circuit parts and 99 pJ/b for the full transmitter electronics including all 307 optional features. To analyse the data rate per unit area, the footprints of the plasmonic modulators have to be measured. The area of the silicon-plasmonic MZM covers $13,000 \,\mu m^2$, while the ultra-compact plasmonic MZM 308 309 occupies an extremely compact area of only 400 μ m². By adding these values to the active area of the critical 310 electronic components, a data rate per unit area of 2.39 Tb/s/mm² for the silicon-plasmonic and of 2.65 Tb/s/mm² 311 for the ultra-compact transmitter is found.

312 High Temperature Environment

Monolithic transmitters experience a high temperature environment due to power consumption on smallest areas. This has a significant influence on the transmitter performance. The temperature distribution on a transmitter chip has therefore been computed in simulations. The power is dissipated mainly in the transistors and resistors in the electronic layers and the released heat is conducted to the chip backside, which is coupled to a heat sink using a thermally conductive adhesive. The thermal model consists of the chip, which is discretized as an FEM tetrahedral mesh, and the adhesive modelled by its thermal surface resistance to the heat sink, which is considered 319 as a constant temperature constraint. As the adhesive coverage of the chip backside is not known exactly, two 320 cases are considered: ideal and reduced thermal conduction to the heat sink. The temperature map for the reduced 321 case is depicted in Extended Data Fig. 3. A maximum temperature of 156°C has been simulated at the core, which 322 decays just below 100°C towards the chip edges. Multiple output positions to place the modulator have been 323 implemented. Beneath every odd output position and beneath the MUX core, a temperature diode has been placed 324 to measure the local on chip temperature. The measured values from a purely electronic chip and a post-processed 325 transmitter chip are stated in the table inset of Extended Data Fig. 3. The electronic chip thereby agrees well with 326 the ideal conducting simulation, while the post-processed transmitter chip experiences about 20°C higher 327 temperatures. The same difference is found in simulations for lower thermal conduction to the substrate. 328 Therefore, the temperature rise is assumed to be caused by the adhesive for transmitter assembly on the PCB.

329 Temperature-Stable Nonlinear Organic Electro-Optic Material

Temperature-stable nonlinear organic electro-optic (OEO) materials are a requirement for stable operation of monolithic integrated plasmonic modulators. Besides temperature stability, the OEO material should maintain its high electro-optic activity and large intrinsic bandwidth. The OEO material composite 2:1 HLD1:HLD2 exhibits exactly these properties⁴⁵. The material's glass temperature can rise by up to 100°C to a maximum of 175°C using a crosslinking procedure while keeping a maximum thin-film electro-optic coefficient r_{33} of about 286 pm/V at 1310 nm wavelength. A thermostability measurement over 500 hours at 85°C in a vacuum oven confirmed the long-term stability (99%) of the organic material.

337 In this work, we applied the OEO material 2:1 HLD1:HLD2 in an actual device and demonstrated data 338 modulation at temperatures above 112°C. The OEO material was poled with a poling field of 180 V/µm and 339 crosslinked at 150°C. Note that the monolithic modulators were connected to the electronics during this process. 340 The in-device temperature stability was evaluated by steadily increasing the chip temperature and measuring the 341 modulation efficiency using a sinusoidal signal at 60 GHz phase modulated onto an optical carrier at 1550 nm 342 wavelength. Extended Data Fig. 4 depicts the measurement results. The in-device OEO performance shows stable 343 operation up to 140°C after which the performance starts to degrade. The small dip at about 120°C is associated to 344 fluctuations in the measurement setup due to fiber instabilities because of thermal fluxes.

345 Characterization of Monolithic Modulators

346 The two plasmonic modulator concepts were characterized in optical transmission measurements. Typical 347 silicon-plasmonic MZMs achieve fiber-to-fiber insertion losses of 17 dB. In this monolithic implementation, the 348 insertion losses are higher, which is attributed to the following reasons. First, monolithic integration requires the 349 use of polycrystalline or amorphous rather than crystalline silicon in the photonic sections. Second, longer Mach-350 Zehnder configurations were chosen to guarantee sufficient modulation margin. The monolithic silicon-plasmonic 351 modulators were measured to deliver 25 dB total insertion loss (fiber-to-fiber) at a wavelength of 1549 nm with a 352 large extinction ratio exceeding 35 dB. Through cut-back measurements, the losses can be attributed to 5.5 dB per 353 grating coupler, 1 dB per photonic-plasmonic converter and 12 dB plasmonic propagation loss in a 20 µm long and 354 75 nm wide plasmonic slot waveguide. The ultra-compact plasmonic MZM was showing fiber-to-fiber losses of 355 16.5 dB in test structures. These losses are assigned to 6.5 dB plasmonic propagation loss, 4.5 dB per grating 356 coupler and y-splitter, and an extra 1 dB fiber array insertion loss. In the monolithic version, the total transmission 357 was -27 dB (on-state equivalent). The additional losses come from a longer plasmonic modulator section (14 dB in a 358 24 μm long modulator) and slightly lower grating coupler and splitter efficiency (6 dB). With progress in technology, 359 we anticipate total insertion losses to reach values below 10 dB for plasmonic modulators. Lower losses can be achieved e.g. by introducing a differential signal operation⁴², which will allow to reduce the modulator length by a 360 factor two, or by improving the nonlinear efficiency of the crosslinked OEO material⁴⁵. Thus, the fundamental 361 362 plasmonic losses can be reduced below 5 dB. Further, by transferring the plasmonic modulator technology to 363 photonic fabrication sites, the fiber-to-chip coupling losses can be reduced to values below 2 dB alongside with a 364 reduction in silicon waveguide propagation losses⁵³.

The electro-optic performance of plasmonic modulators using the OEO material 2:1 HLD1:HLD2 was measured on a reference plasmonic phase modulator. For this purpose, the OEO material was stabilized for high-temperature environments using a crosslinking procedure, aged for 28 days and measured at 100°C. At 60 GHz, a voltage-length product of $V_{\pi}L$ = 240 Vµm was extracted for a phase modulator. For the monolithic Mach-Zehnder modulators demonstrated in this work, it can be halved to 120 Vµm and corresponds to a V_{π} voltage of 6 V. From the voltage-length product, a nonlinear electro-optic coefficient r_{33} = 100 pm/V is estimated.

371 Externally Driven Monolithic Modulator

372 On the monolithic transmitter chip, separate modulators for external drive have been integrated as a 373 reference for the characterization of the monolithic modulators, which are internally driven by the MUX. These 374 modulators have not been connected to the underlying BiCMOS circuit, but equipped with contact pads to be 375 externally driven via an RF probe. The passive characteristics were almost identical to the aforementioned 376 integrated devices. Total insertion losses (IL) of 25 dB and an extinction ratio of 30 dB were measured. For the data 377 modulation experiment, see Extended Data Fig. 5, the on-chip electronics has been turned off to measure the 378 modulator performance at ideal room temperature. A 100 GBd electrical signal is generated using random bit 379 sequence generator and an external DAC (MICRAM DAC4). The signal is then amplified and applied to the 380 modulator via an RF probe. A tuneable external cavity laser source (9 dBm maximum output power, 100 kHz 381 linewidth) generates the optical carrier at 1550.6 nm. The power of the laser can be adapted to power levels 382 between 3 and 16 dBm by means of an amplifier. A subsequent band-pass filter (0.6 nm, $IL \le 0.7$ dB) suppresses the 383 amplifier noise. This way, the modulator's performance can be tested for a large dynamic range of input powers. 384 The plasmonic modulator converts the electrical signal onto the optical carrier before the data is transmitted over a 385 back-to-back optical fiber link. At the receiver, the modulated signal is amplified to 10 dBm, band-pass filtered 386 (2 nm, IL \leq 0.7 dB) and received in a direct detection scheme (70 GHz photodiode with 0.6 A/W responsivity, 63 GHz 387 real-time oscilloscope with 160 GS/s). In-house offline DSP is applied for signal recovery and equalization. 100 Gb/s NRZ were transmitted with a BER below 10^{-5} and an SNR of 16.44 dB. 388

389 Monolithic Transmitter Data Modulation Experiment

The monolithic transmitter has been tested in a data modulation experiment. To evaluate the BER, five million samples of the modulated signal are captured using 63 GHz real-time oscilloscope with 160 GS/s. Offline DSP has been used for signal recovery and equalization. For the latter, a linear equalization with 101 filter taps and nonlinear mapping with pattern length of 7 have been applied as required for high-speed data modulation and compensation of nonlinearities in the complete communication system. Note that the first few filter taps show the most significant improvement⁴². For the silicon-plasmonic MZM, data experiments with 50, 100 and 120 GBd were performed at a wavelength of 1551.7 nm with chip input powers of 8, 11 and 11 dBm, respectively. This corresponds to power ranges of 1.5 to 4.5 dBm into the modulator on the chip, -10.5 to -7.5 dBm at the modulator output and -17 to -14 dBm in the optical fiber at the output. 50 GBd were modulated with a BER of $1.93 \cdot 10^{-5}$ (SNR of 13.14 dB) below the KP4 FEC limit of $2 \cdot 10^{-4}$ ⁵⁴. 100 and 120 GBd were modulated with a BER of $9.21 \cdot 10^{-3}$ (SNR of 8.14 dB) and 1.74 $\cdot 10^{-2}$ (SNR of 7.20 dB), respectively. Both BERs are below the SD-FEC limit of $4 \cdot 10^{-2}$ ⁵².

For the ultra-compact plasmonic modulator, 50 and 100 GBd data modulation was tested using an optical carrier at a wavelength of 1559 nm with 5 and 9 dBm chip input power. The corresponding powers are -1.5 and 2.5 dBm at the modulator input, -15.5 and -11.5 dBm at the modulator output, and -22 and -18 dBm in the fiber at the output. 50 GBd were modulated with a BER of $1.36 \cdot 10^{-3}$ (SNR of 10.14 dB) below the hard-decision FEC limit of

406 $3.8 \cdot 10^{-3}$ ⁵⁵ and 100 GBd with a BER of $3.95 \cdot 10^{-2}$ (SNR of 5.48 dB) below the SD-FEC limit.

407 Data Availability Statement

408

3 The data that support the plots within this paper and other findings of this study are available from the

409 corresponding author upon reasonable request.

410 References

- Thraskias, C. A. *et al.* Survey of Photonic and Plasmonic Interconnect Technologies for Intra-Datacenter and
 High-Performance Computing Communications. *IEEE Communications Surveys & Tutorials* 20, 2758-2783,
 (2018).
- Winzer, P. J. & Neilson, D. T. From Scaling Disparities to Integrated Parallelism: A Decathlon for a Decade.
 Journal of Lightwave Technology **35**, 1099-1115, (2017).
- Alexoudi, T. *et al.* Optics in Computing: From Photonic Network-on-Chip to Chip-to-Chip Interconnects and
 Disintegrated Architectures. *Journal of Lightwave Technology* **37**, 363-379, (2019).
- 418 4 Kanakis, G. *et al.* High-Speed VCSEL-Based Transceiver for 200 GbE Short-Reach Intra-Datacenter Optical 419 Interconnects. *Appl. Sci.* **9**, 2488, (2019).
- Szilagyi, L., Khafaji, M., Pliva, J., Henker, R. & Ellinger, F. 40-Gbit/s 850-nm VCSEL-Based Full-CMOS Optical
 Link With Power-Data Rate Adaptivity. *IEEE Photonics Technology Letters* **30**, 611-613, (2018).
- 4226Hu, S. et al. A 50Gb/s PAM-4 Retimer-CDR plus VCSEL Driver with Asymmetric Pulsed Pre-Emphasis423Integrated into a Single CMOS Die. 2019 Optical Fiber Communications Conference and Exhibition (OFC),424(2019).
- Ledentsov, N. *et al.* Energy efficient 850-nm VCSEL based optical transmitter and receiver link capable of 56
 Gbit/s NRZ operation. *Vertical-Cavity Surface-Emitting Lasers XXIII*, San Francisco, USA, 10938-18, (2019).
- Wang, C. *et al.* Integrated lithium niobate electro-optic modulators operating at CMOS-compatible voltages. *Nature* 562, 101-+, (2018).
- He, M. B. *et al.* High-performance hybrid silicon and lithium niobate Mach-Zehnder modulators for 100 Gbit
 s(-1) and beyond. *Nature Photon.* 13, 359-+, (2019).

- 431 10 Nagarajan, R. *et al.* InP Photonic Integrated Circuits. *IEEE Journal of Selected Topics in Quantum Electronics*432 16, 1113-1125, (2010).
- 433 11 Katopodis, V. *et al.* Serial 100 Gb/s connectivity based on polymer photonics and InP-DHBT electronics. *Opt.*434 *Express* 20, 28538-28543, (2012).
- 435 12 Ogiso, Y. *et al.* Over 67 GHz Bandwidth and 1.5 V Vπ InP-Based Optical IQ Modulator With n-i-p-n
 436 Heterostructure. *Journal of Lightwave Technology* **35**, 1450-1455, (2016).
- 437 13 Ozolins, O. *et al.* 100 Gbaud 4PAM Link for High Speed Optical Interconnects. *43rd European Conference on* 438 *Optical Communication (ECOC 2017)*, (2017).
- 439 14 Going, R. *et al.* Multi-channel InP-based Coherent PICs with Hybrid Integrated SiGe Electronics Operating up
 440 to 100 GBd, 32QAM. *2017 European Conference on Optical Communication (ECOC),* Gothenburg, Sweden,
 441 Th.PDP.C.3, (2017).
- Lange, S. *et al.* 100 GBd Intensity Modulation and Direct Detection With an InP-Based Monolithic DFB Laser
 Mach-Zehnder Modulator. *Journal of Lightwave Technology* **36**, 97-102, (2018).
- 44416Estaran, J. M. et al. 140/180/204-Gbaud OOK Transceiver for Inter- and Intra-Data Center Connectivity.445Journal of Lightwave Technology **37**, 178-187, (2019).
- 44617Nakamura, M. et al. 192-Gbaud Signal Generation Using Ultra-Broadband Optical Frontend Module447Integrated with Bandwidth Multiplexing Function. 2019 Optical Fiber Communications Conference and448Exhibition (OFC), San Diego, USA, Th4B.4, (2019).
- 44918Zhang, J. et al. Demonstration of 260-Gb/s Single-Lane EML-Based PS-PAM-8 IM/DD for Datacenter450Interconnects. 2019 Optical Fiber Communications Conference and Exhibition (OFC), W4I.4, (2019).
- 45119Leuthold, J. et al. Silicon-Organic Hybrid Electro-Optical Devices. IEEE Journal of Selected Topics in Quantum452Electronics 19, (2013).
- 45320Rakowski, M. et al. Low-Power, Low-Penalty, Flip-Chip Integrated, 10Gb/s Ring-Based 1V CMOS Photonics454Transmitter. 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic455Engineers Conference (OFC/NFOEC), (2013).
- Yashiki, K. *et al.* 25-Gbps error-free operation of chip-scale Si-photonics optical transmitter over 70 degrees
 C with integrated quantum dot laser. *2016 Optical Fiber Communications Conference and Exhibition (OFC)*,
 (2016).
- Verbist, J. *et al.* Real-Time 100 Gb/s NRZ and EDB Transmission With a GeSi Electroabsorption Modulator for
 Short-Reach Optical Interconnects. *Journal of Lightwave Technology* **36**, 90-96, (2017).
- 461 23 Wolf, S. *et al.* Coherent modulation up to 100 GBd 16QAM using silicon-organic hybrid (SOH) devices. *Opt.*462 *Express* 26, 220-232, (2018).
- 46324Sun, J. et al. A 128 Gb/s PAM4 Silicon Microring Modulator with Integrated Thermo-optic Resonance464Tuning. Journal of Lightwave Technology, 1-1, (2018).
- Li, H. *et al.* A 112 Gb/s PAM4 Transmitter with Silicon Photonics Microring Modulator and CMOS Driver.
 2019 Optical Fiber Communications Conference and Exhibition (OFC), San Diego, USA, Th4A.4, (2019).
- 467 26 Emboras, A. *et al.* Electrically Controlled Plasmonic Switches and Modulators. *IEEE Journal of Selected Topics* 468 *in Quantum Electronics* 21, 276-283, (2015).
- 469 27 Hoessbacher, C. *et al.* Plasmonic modulator with > 170 GHz bandwidth demonstrated at 100 GBd NRZ. *Opt.*470 *Express* 25, 1762-1768, (2017).
- 471 28 Messner, A. *et al.* Plasmonic Ferroelectric Modulators. *Journal of Lightwave Technology*, 1-1, (2018).
- 472 29 Heni, W. *et al.* Ultra-High-Speed 2:1 Digital Selector and Plasmonic Modulator IM/DD Transmitter Operating
 473 at 222 GBaud for Intra-Datacenter Applications. *Journal of Lightwave Technology*, (2020).
- 47430Settaluri, K. T. *et al.* Demonstration of an Optical Chip-to-Chip Link in a 3D Integrated Electronic-Photonic475Platform. *Proc Eur Solid-State*, (2015).
- 47631Vlasov, Y. A. Silicon CMOS-Integrated Nano-Photonics for Computer and Data Communications Beyond477100G. IEEE Commun Mag 50, S67-S72, (2012).
- 47832Gill, D. M. *et al.* Demonstration of Error-Free 32-Gb/s Operation From Monolithic CMOS Nanophotonic479Transmitters. *IEEE Photonics Technology Letters* 28, 1410-1413, (2016).
- 480 33 Atabaki, A. H. *et al.* Integrating photonics with silicon nanoelectronics for the next generation of systems on
 481 a chip. *Nature* 556, 349-354, (2018).

- 482 34 Stojanovic, V. *et al.* Monolithic silicon-photonic platforms in state-of-the-art CMOS SOI processes. *Opt.* 483 *Express* 26, 13106-13121, (2018).
- 484 35 Weeber, J. C. *et al.* Characterization of CMOS metal based dielectric loaded surface plasmon waveguides at 485 telecom wavelengths. *Opt. Express* **25**, 394-408, (2017).
- 48636Burla, M. et al. 500 GHz plasmonic Mach-Zehnder modulator enabling sub-THz microwave photonics. APL487Photonics 4, 056106, (2019).
- 488 37 Ayata, M. *et al.* High-speed plasmonic modulator in a single metal layer. *Science* **358**, 630-632, (2017).
- 489 38 Koch, U. *et al.* MONOLITHIC HIGH-SPEED TRANSMITTER ENABLED BY BiCMOS-PLASMONIC PLATFORM. *2019* 490 *European Conference on Optical Communication (ECOC),* Dublin, Ireland, PD.1.4, (2019).
- 491 39 Möller, M. *et al.* SiGe retiming high-gain power MUX for directly driving an EAM up to 50 Gbit/s. *Electron*492 *Lett* 34, 1782-1784, (1998).
- 493 40 Koch, U. *et al.* Ultra-Compact Terabit Plasmonic Modulator Array. *Journal of Lightwave Technology* **37**, 1484-1491, (2019).
- 495 41 Heni, W. *et al.* Plasmonic IQ modulators with attojoule per bit electrical energy consumption. *Nat. Commun.*496 **10**, (2019).
- 49742Baeuerle, B. *et al.* 120 GBd plasmonic Mach-Zehnder modulator with a novel differential electrode design498operated at a peak-to-peak drive voltage of 178 mV. *Opt. Express* 27, 16823-16832, (2019).
- 499 43 Heni, W. *et al.* 108 Gbit/s Plasmonic Mach-Zehnder Modulator with >70 GHz Electrical Bandwidth.
 500 *Lightwave Technology, Journal of* **PP**, 1-1, (2015).
- Heni, W. *et al.* Nonlinearities of organic electro-optic materials in nanoscale slots and implications for the
 optimum modulator design. *Opt. Express* 25, 2627-2653, (2017).
- 50345Xu, H. *et al.* Ultrahigh Electro-Optic Coefficients, High Index of Refraction, and Long-Term Stability from504Diels–Alder Cross-Linkable Binary Molecular Glasses. *Chem Mater* **32**, 1408-1421, (2020).
- 505 46 Uhl, C., Hettrich, H. & Möller, M. A 100 Gbit/s 2 Vpp Power Multiplexer in SiGe BiCMOS Technology for
 506 Directly Driving a Monolithically Integrated Plasmonic MZM in a Silicon Photonics Transmitter. *IEEE Bipol* 507 *Bicmos*, 106-109, (2017).
- 50847Uhl, C., Hettrich, H. & Möller, M. Design Considerations for a 100 Gbit/s SiGe-BiCMOS Power Multiplexer509With 2 V-pp Differential Voltage Swing. *IEEE J Solid-St Circ* 53, 2479-2487, (2018).
- 510 48 Uhl, C., Hettrich, H. & Möller, M. 180 Gbit/s 4:1 power multiplexer for NRZ-OOK signals with high output 511 voltage swing in SiGe BiCMOS technology. *Electron Lett*, (2019).
- 51249Möller, M. Challenges in the cell-based design of very-high-speed SiGe-bipolar ICs at 100 Gb/s. IEEE J Solid-513St Circ 43, 1877-1888, (2008).
- 50 Melikyan, A. *et al.* High-speed plasmonic phase modulators. *Nature Photon.* **8**, 229-233, (2014).
- 515 51 Essiambre, R. J., Kramer, G., Winzer, P. J., Foschini, G. J. & Goebel, B. Capacity Limits of Optical Fiber 516 Networks. *Journal of Lightwave Technology* **28**, 662-701, (2010).
- 51752Schuh, K. et al. Single Carrier 1.2 Tbit/s Transmission over 300 km with PM-64 QAM at 100 GBaud. 2017518Optical Fiber Communications Conference and Exposition (OFC), Los Angeles, USA, Th5B.5, (2017).
- 53 Carroll, L. *et al.* Photonic Packaging: Transforming Silicon Photonic Integrated Circuits into Photonic Devices.
 520 Appl. Sci. 6, (2016).
- 521 54 El-Fiky, E. *et al.* First demonstration of a 400 Gb/s 4 lambda CWDM TOSA for datacenter optical 522 interconnects. *Opt. Express* **26**, 19742-19749, (2018).
- 523 55 *ITU-T Recommendation G.975.1* International Telecommunications Union, Geneva, Switzerland, 2004.

525 Acknowledgements

The work was in part funded by the EU-projects PLASMOfab (688166) and plaCMOS (980997), and the Air Force Office of Scientific Research (FA9550-19-1-0069). This work was in parts carried out at the Binnig and Rohrer Nanotechnology Center.

529 Author Contributions

530 U.K., C.H. and J.L. designed the plasmonic platform. C.U., H.H. and M.M. designed the BiCMOS electronic 531 platform. U.K., C.U., H.H. and Y.F. developed the monolithic integration process. C.H., W.H. and M.A. contributed to 532 the design and testing of the monolithic modulator. W.H., B.B., B.I.B. and A.J. contributed to the data modulation 533 experiment. H.X., D.L.E. and L.R.D developed the temperature-stable organic material. E.M. and B.P. contributed to 534 the design process. L.Z., S.L. and A.K. coordinated the wafer fabrication process. D.T., N.K. M.M. and J.L. designed 535 and coordinated the project. All authors contributed to drafting of the manuscript.

536 Competing Interest

537 C.H., W.H., B.B. are involved in activities toward commercializing high-speed plasmonic modulators at
538 Polariton Technologies Ltd. The other authors declare no competing interests.
539

- 540
- 541

- 542
- 543
- 544
- 545
- 546
- 47
- 547

548

- 549
- 550
- 551
- 552
- 553

554

555 Figure Captions

556 Fig. 1. Monolithic electronic-plasmonic high-speed transmitter. High-speed SiGe BiCMOS electronic layers (blue) 557 with a top plasmonic layer (red) monolithically integrated on a common substrate (black) and connected through 558 on-chip vias (cylinders). The electronic circuit performs a 4:1 power multiplexing onto a single high-speed data rate 559 channel. Data inputs are either external or from an on-chip PRBS generator. The optical layer comprises plasmonic 560 MZMs that convert the electrical signals onto intensity-modulated optical carriers. The zoom-in shows an 561 ultra-compact monolithically integrated MZM directly driven by high-speed electronics. The compact dimensions of 562 plasmonic devices demonstrate the perspective towards densest integration of highly parallelized transmitters as 563 anticipated for future optical communication links.

564

Fig. 2. Electronic 4:1 power multiplexer performance. **a** Simplified block diagram of the electronics. The inset shows a DLL element comprising an adjustable time delay, a master-slave-D-flipflop (MSDFF), a phase detector (PD) and a low-pass filter (LPF). **b-c** electrical eye diagram measurements. Scaling: 2 ps/div, 200 mV/div. **b** 100 GBd on-chip reference eye diagram. **c** 120 GBd on-chip eye diagram compared to a 120 GBd eye diagram via a bondwire interface.

Fig. 3. Monolithic integrated plasmonic Mach-Zehnder modulators. **a** Ultra-compact plasmonic MZM with a footprint of $29 \times 6 \mu m^2$ for co-integration with electronics. The inset shows a schematic of the grating coupler for direct fiber-to-slot conversion. **b-c** SEM images of the actual monolithic modulators before OEO material deposition. **b** Silicon-plasmonic MZM and **c** ultra-compact plasmonic MZM. **d** Eye diagram of a 100 GBd data modulation experiment of a monolithically integrated MZM on the same chip using an external driver. 100 Gb/s NRZ-OOK were modulated with a BER < 10^{-5} .

577

Fig. 4. Blow-up of the monolithic transmitter assembly. a Full transmitter assembly with PCB, DC supply pins and RF
connectors. b Monolithic transmitter chip connected via bondwires to the PCB. c Monolithic transmitter chip.
d Zoom-in onto the output stage with the plasmonic MZM devices on top of the electronic driver circuits.

581

Fig. 5. Data modulation experiment with monolithic transmitter. The transmitter is operated using on-chip PRBS generation. The symbol rate thereby corresponds to twice the input clock. Optically, light from a laser source is coupled to the plasmonic MZMs, where it is modulated before being transmitted via a fiber link. At the receiver, the optical signal is amplified and filtered before being launched to a direct detection receiver. **a** Eye diagrams and SNR for 50, 100 and 120 GBd as obtained with the silicon-plasmonic MZM. **b** Eye diagrams and SNR for 50 and 100 GBd measured with an ultra-compact plasmonic MZM.





Monolithic Electronic-Plasmonic High-Speed Transmitter





b Silicon-Plasmonic



Ultra-Compact

С



100 GBd NRZ





Printed Circuit Board
DC Supply Pins
RF Connectors
Monolithic Transmitter



A Externally Driven MZM
B Silicon-Plasmonic MZM
O Ultra-Compact MZM



