

Ge / SiGe Multi Quantum Well Fabrication by Using Reduced Pressure Chemical Vapor Deposition

Yuji Yamamoto^{1,*}, Oliver Skibitzki¹, Markus Andreas Schubert¹, Mario Scuderi², Felix Reichmann¹, Marvin H. Zöllner¹, Monica De Seta³, Giovanni Capellini^{1,3} and Bernd Tillack^{1,4}

¹ IHP – Leibniz-Institut für Innovative Mikroelektronik, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany

² Istituto per la Microelettronica e Microsistemi (CNR-IMM), zona industriale strada VIII n.5, 95121, Catania, Italy

³ Dipartimento di Scienze, Università degli Studi Roma Tre, I-00146, Roma, Italy

⁴ Technische Universität Berlin, HFT4, Einsteinufer 25, 10587, Berlin

*Corresponding author

Tel: +49-335-56-25-156, Fax: +49-335-56-25-661

E-mail: yamamoto@ihp-microelectronics.com

Abstract

In this paper we have deposited structures comprising a stack of 10 periods made of 15 nm-thick Ge multi quantum well (MQW) enclosed in 15 nm-thick Si_{0.2}Ge_{0.8} barrier have been deposited on SiGe virtual substrates (VS) featuring different Ge contents in the 85% - 100% Ge range to investigate the influence of heteroepitaxial strain on the Si_{0.2}Ge_{0.8} and Ge growth. With increasing Ge concentration of the VS, growth rate of the Si_{0.2}Ge_{0.8} in the MQW increases. Si incorporation into the Si_{0.2}Ge_{0.8} layer becomes also slightly higher. However, almost no influence of the growth rate is observed for Ge growth in the MQW. We argue that the increased tensile strain promotes the Si reaction at the surface. In the case of the Si_{0.2}Ge_{0.8} growth on Ge, we observe a smeared interface due to the Ge segregation during the growth. Furthermore, we observe that this interface width increases with increasing Ge concentration of VS. We attribute this observation to the increased segregation of Ge driven by the increased strain energy accumulated in the Si_{0.2}Ge_{0.8} layers. We also observed that the MQW layer “filters-out” threading dislocations formed in the VS.

Keywords

Ge, SiGe, Epitaxy, Chemical vapor deposition, Strain, Dislocation

1. Introduction

Group-IV heteroepitaxy has become widely established for various semiconductor device fabrications [1-6]. In order to realize the group-IV heteroepitaxy, it is of paramount importance to correctly manage the lattice strain due to the lattice mismatch possibly existing between epilayer and substrate. (In the case of Ge growth on Si, lattice mismatch is 4.2% [7]). During the initial stage of the Ge growth on Si, the heteroepitaxial strain induces local elastic deformation at the heterointerface interface. After exceeding a critical thickness, of few-nm only in the Ge/Si case, plastic relaxation occurs. The lattice mismatch is thus accommodated by inserting high density of misfit dislocations (MD) and threading dislocations (TD) [8]. In the case of SiGe growth on Si or Ge surface, critical thickness is larger compared to that of the Ge growth on Si because of a reduced lattice mismatch [9, 10]. Therefore, strain management during the growth is even more important for the heteroepitaxial growth of SiGe, because of the initial pseudomorphic growth the relaxation of SiGe will not occur until reaching much thicker thickness compared to that of the Ge growth on Si.

The group-IV heteroepitaxy processes with severe control of the strain are now commonly applied for device performance improvement. For example, Si:C and SiGe heteroepitaxial growth are widely used for CMOS technologies to boost carrier mobility in channel region by strain engineering [11-14]. SiGe with graded Ge concentration layer is used for base epitaxy of heterobipolar transistors to accelerate carrier in the base region [15-19]. The group-IV heteroepitaxial growth is also applicable to extend functionality of integrated circuit. In order to further extend functionality of the CMOS technologies according to a “More than Moore” approach, monolithic integration of Ge photodiodes and infra-red sensors are of also of major interest [20-22].

Introducing high quality SiGe / Ge superlattice (SL) structure has a potential to realize high efficient Ge multi quantum well (MQW) cascade laser [23-27]. In order to fabricate the SiGe / Ge MQW cascade laser, high quality and precisely controlled SiGe / Ge SL layer fabrication process is required. To realize the high crystal quality and precisely controlled SiGe / Ge MQW structures, influence of strain on the Ge and SiGe growth has to be investigated. In this study, we fabricated Si_{0.2}Ge_{0.8} / Ge MQW structures on Ge and SiGe virtual substrate (VS) with different Ge content and discuss the influence of strain on Si_{0.2}Ge_{0.8} and Ge growth. In this paper, influence of strain on the Si_{0.2}Ge_{0.8} and Ge growth rate as well as steepness of the interface are also discussed in addition to data already published in [28].

2. Experimental

Epitaxial Si_{0.2}Ge_{0.8} / Ge MQW fabrication is carried out by using a reduced pressure (RP) chemical vapor deposition (CVD) system. Si(100) substrates are used. H₂ is used as a carrier gas and SiH₄ and GeH₄ are used as growth precursor gases. For a Ge VS preparation, ~2 μ m thick Ge is deposited by following procedure. After standard radio corporation of America (RCA) clean, the Si(100) wafer is loaded into the RPCVD reactor and baked at 1000°C in RP H₂ to remove native SiO₂. After that the wafer is cooled down to 350°C. During the cooling carrier gas is changed from H₂ to N₂ at 600°C to form a hydrogen-free Si surface. After temperature stabilization, a Ge seed layer is deposited using N₂-GeH₄ gas mixture. Afterwards the wafer is heated up to 550°C in H₂ environment and the deposition is continued by growing the main Ge layer part using H₂-GeH₄. To improve crystal quality of the 2 μ m thick Ge, cyclic annealing at 800°C is performed by interrupting the Ge deposition process at 800°C for several times [29-31]. To fabricate SiGe VS with 95%, 90% and 85% Ge content, ~500 to ~600 nm thick SiGe layer deposition using H₂-SiH₄-GeH₄ gas system followed by postannealing at 850°C is performed on a ~1.5 μ m thick Ge layer deposited by the cyclic annealing process. By

this reverse graded buffer approach, high crystal quality of SiGe VS deposition is possible comparable to that of direct SiGe deposition on Si substrate [32]. After the VS fabrication, the wafers are unloaded from the RPCVD reactor and cleaned by HF dip and loaded into the RPCVD reactor again. Then the wafer is baked at 800°C to remove native oxide. Afterwards 10 cycles of Ge and Si_{0.2}Ge_{0.8} layers are deposited at 500°C using H₂-GeH₄ and H₂-SiH₄-GeH₄ system, respectively. Target thickness of the Ge and the SiGe layers are 15 nm. The 10 cycles of the Si_{0.2}Ge_{0.8} / Ge MQW deposition is performed on the VS with 85%, 90%, 95% and 100% Ge content with identical process condition to check influence of the strain on the Si_{0.2}Ge_{0.8} and Ge growth.

X-ray diffraction (XRD) is used for periodicity and degree of relaxation measurements. Cross section transmission electron microscope (TEM) is used for crystallinity and profile analysis. Energy dispersive X-ray spectrometry (EDX) and X-ray photoelectron spectroscopy (XPS) with monochromated Al K α (1486.7 eV) are used for Si composition analysis of the deposited Ge / SiGe SL. Threading dislocation density (TDD) is measured by combination of Secco defect etching and angle view scanning electron microscope (SEM) measurement.

3. Results and Discussion

In Fig. 1a and 1b, Si_{0.2}Ge_{0.8} and Ge thicknesses in the Si_{0.2}Ge_{0.8} / Ge MQW deposited on VSs with 85%, 90%, 95% and 100% Ge content are shown. In the case of the Si_{0.2}Ge_{0.8} layer (Fig. 1a), the thickness on a Si_{0.15}Ge_{0.85} VS is ~17 nm. The Si_{0.2}Ge_{0.8} layer thickness increases with increasing Ge concentration of VS from 85% to 100%. This result indicate that growth rate of the Si_{0.2}Ge_{0.8} layer is increased by increasing tensile strain. On the other hand, in the case of Ge layer in the MQW (Fig. 1b), there is almost no influence of Ge concentration of the VS on the Ge layer thickness. Based on these results, it seems that enhancement of surface reaction of SiH₄ occurs on higher tensile strained SiGe surface.

In Fig. 2, Si concentration in the SiGe layer in the MQW measured by TEM-EDX and intensity ratio of Si 2p and Ge 3d measured by XPS is shown. Because the escape depth of photoelectron by XPS measurement is below 10 nm and top SiGe layer thickness is 17 nm to 18 nm (as shown in Fig. 1a), only photoelectrons from top SiGe layer are visible and the photoelectron intensity from the Ge layer underneath is negligible. By the TEM-EDX analysis, Si concentration in the SiGe layer in MQW on $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS is $\sim 18\%$, and tends to increase slightly by increasing the Ge concentration in the VS. The increase is very small, but the increase of Si concentration is also supported by XPS analysis. Therefore, it seems that the increase of the Si incorporation with increasing Ge concentration in the VS (i.e. increasing tensile strain in the growing $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer) is reliable. Based on the results of Fig. 1a, b and Fig. 2, possible explanation of the slight increase of growth rate for the $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer (Fig. 1a) but not for the Ge layer (Fig. 1b) could be that there is an increased reaction of SiH_4 on higher tensile strained $\text{Si}_{0.2}\text{Ge}_{0.8}$ due to higher surface energy. At 500°C , SiH_4 reaction is in the surface reaction limited regime, but GeH_4 reaction is in the mass transport limited regime. Therefore, the reaction of the SiH_4 is increased by higher strain, but the reaction of the GeH_4 is less sensitive for surface energy of the Ge surface because the reaction is mainly limited by the mass transport.

In Fig. 3, cross section STEM (Fig. 3a and 3b) and EDX (Fig. 3c and 3d) of 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW are shown. Fig. 3a and 3c depict samples with MQW grown on Ge VS and Fig 3b and 3d with MQW grown on $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS. For both Fig. 3a and 3b, no defects are observed in STEM images, indicating good crystal quality of the MQW. In both EDX images (Fig. 3c and 3d), steep profiles are observed at the interface of Ge on $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer, however the interface of $\text{Si}_{0.2}\text{Ge}_{0.8}$ on Ge is smeared. The smeared interface could be caused by Ge segregation into $\text{Si}_{0.2}\text{Ge}_{0.8}$ [33], to the lower surface energy density of Ge as compared to Si.

Next, influence of strain on the interface steepness is discussed. Because the resolution of

the TEM images is influenced by the TEM lamella thickness, relation between the interface thickness measured by TEM and the TEM sample lamella thickness are summarized in Fig. 4. The interface thickness is determined as the thickness of transition area of Ge concentration between Ge and $\text{Si}_{0.2}\text{Ge}_{0.8}$. As shown in Fig 4, with increasing the TEM sample lamella thickness, slight increase of the interface thickness is observed for both interfaces, Ge on $\text{Si}_{0.2}\text{Ge}_{0.8}$ and $\text{Si}_{0.2}\text{Ge}_{0.8}$ on Ge. This trend is observed for both samples of Ge VS and $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS. The slight increase is caused by blurred resolution of the TEM image. However, relative constant interface thickness is obtained for TEM lamella thickness between $0.35\ T / \lambda$ and $0.5\ T / \lambda$. The estimated interface steepness using the TEM lamella between $0.35\ T / \lambda$ and $0.5\ T / \lambda$ is summarized in Table 1. In the case of Ge growth on $\text{Si}_{0.2}\text{Ge}_{0.8}$, only slight increase of the interface steepness (1.5 nm to 1.8 nm) is observed by increasing Ge concentration of the VS from 85% to 100%. On the other hand, in the case of $\text{Si}_{0.2}\text{Ge}_{0.8}$ growth on Ge, relative large change (6.4 nm to 7.4 nm) of the interface steepness is observed by changing $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS to Ge VS. A possible reason could be, that higher tensile strain in the $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer on Ge VS causes higher Ge segregation.

In Fig. 5a and Fig. 5b, XRD RSM of the 10 cycles of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposited on the Ge VS and the $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS are shown. In the case of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW grown on Ge VS (Fig. 5a), 0.18% of tensile strain is observed in the Ge VS due to thermal expansion coefficient difference between Ge and Si substrate. Subpeaks of SL from $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW are also observed, indicating a constant vertical periodicity of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW. The SL periodicity is evaluated to be 31.4 nm. Q_x of the SL subpeaks are shifted to the left side of the Ge VS peak, thus indicating a partial plastic relaxation by MD formation. On the other hand, in the case of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposited on $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS (Fig. 5b), position of the Ge VS peak indicates 0.18% of tensile strain again. Position of $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS peak shows 0.29% of tensile strain, due to partial relaxation from the Ge VS. Subpeaks of SL from the $\text{Si}_{0.2}\text{Ge}_{0.8}$ /

Ge MQW are also observed. Estimated periodicity of the SL is 30.9 nm. The Q_x position of the SL peaks is same as $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS peak, indicating the $\text{Si}_{0.2}\text{Ge}_{0.8}/\text{Ge}$ MQW layer is pseudomorphically grown on the $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS.

In Fig.6, improvement of TDD by the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposition on Ge or SiGe VS with various Ge content is summarized. In the case of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposition on $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS, the TDD is the same level as that of the $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS. With increasing Ge concentration of the SiGe VS, improvement of the TDD is observed by the 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposition. Approximately, a 50% reduction of the TDD is observed for the Ge VS sample. It is not possible to achieve a TDD reduction of the same extend by adding the same thickness (300 nm) of simple Ge layer on the ~ 2 μm thick Ge VS without annealing steps [29, 31, 34]. We attribute the the decrease of TDD by the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposition on the Ge VS might be the same mechanism as reverse graded buffer. The TD network seems to go downwards by tensile strained SiGe growth on Ge [32]. However, further investigations are required to clarify the detailed mechanism behind this observed effect.

Summary and Conclusion

Ten cycles of 15 nm thick $\text{Si}_{0.2}\text{Ge}_{0.8}/15$ nm thick Ge MQW are fabricated on SiGe virtual substrate with 85% - 100% Ge content to discuss the influence of strain on SiGe and Ge growth. In the case of $\text{Si}_{0.2}\text{Ge}_{0.8}$ growth on Ge MQW layer, smeared interface is observed due to segregation of Ge atom. On the Ge VS, slightly higher Ge segregation into the $\text{Si}_{0.2}\text{Ge}_{0.8}$ is observed compared to that on SiGe VS with 85% Ge content due to higher tensile strain in the $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer. Small increase of growth rate and Si concentration of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer is observed by increasing Ge content of the SiGe VS from 85% to 100%. With increasing Ge content in the VS, higher reduction of the TDD is observed by depositing the 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}/\text{Ge}$ MQW.

Acknowledgements

Authors thank IHP cleanroom staff and technology team for their excellent support. This work is partly supported by the European Union research and innovation program Horizon 2020 under grant No. 766719 - FLASH Project.

References

- [1] C. R. Selvakumar, IEEE Electron Device Letters **12** 8 (1991) 444
- [2] Y. H. Xie, Materials Science and Engineering **25** (1999) 89
- [3] K. L. Wang, S. Tong and H. J. Kim, Mat. Sci. In Semicond. Proc. **8** (2005) 389
- [4] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta. H. S-. P. Wong and K. C. Saraswat IEDM Tech. Digest (2009) 09-453
- [5] S.Takagi, Production, Properties and Applications in Electronics Woodhead Publishing Series in Electronic and Optical Materials (2011) Chapter 19 499
- [6] J. Kasim, C. Reichel, G. Dilliway, B. Bai and N. Zakowski, Solid-State Electron. **110** (2015) 19
- [7] D. J. Eaglesham and M. Cerullo Phys. Rev. Lett. **64** 16 (1990) 1943
- [8] R. People and J. C. Bean, Appl. Phys. Lett. **47** (1985) 322
- [9] F. Rovaris, M. H. Zoellner, P. Zaumseil, M. A. Schubert, A. Marzegalli, L. Di Gaspare, M. De Seta, T. Schroeder, P. Storck, G. Schwalb, C. Richter, T. U. Schüllli, G. Capellini and F. Montalenti, Physical Review Applied **10**, (2018) 054067
- [10] J. M. Hartmann, A. Abbadie and S. Favier, J. of Appl. Phys. **110** (2011) 083529
- [11] S. Gupta, V. Moroz, L. Smith, Q. Lu, and K. C. Saraswat, IEEE Transactions on Electron

Devices **61** 5 (2014) 1222

- [12] M. Reiche, O. Moutanabbir, J. Hoentschel, U. Gösele, S. Flachowsky and M. Horstmann, Solid State Phenomena **156-158** (2010) 61
- [13] A. J. Lelis, D. Habersat, R. Green, A. Ogunniyi, M. Gurfinkel, J. Suehle and N. Goldsman, IEEE Transactions On Electron Devices, **55** 8 (2008) 1835
- [14] Y. Kondo, Y. Aoyama, H. Hashiguchi, C. C. Lin, K. Hsu, N. Endo, K. Asayama and K-I. Fukunaga, Appl. Phys. Lett. **114** (2019) 172103
- [15] A. Fox, B. Heinemann, H. Rücker, R. Barth, G. G. Fischer, C. Wipf, S. Marschmeyer, K. Aufinger, J. Böck, S. Boguth, H. Knapp, R. Lachner, W. Liebl, D. Manger, T. F. Meister, A. Pribil and J. Wursthorn, IEEE Electron Device Lett. **36** (2015) 642
- [16] R. Rücker and B. Heineannn, Semicond. Sci. Tech. **33** (2018) 114003
- [17] K. Washio, Solid-State Electron, **43** 8 (1999) 1619
- [18] S. Chartier, B. Schleicher, T. Feger, T. Purtova, G. Fischer and H. Schumacher, Analog Integrated Circuits and Signal Processing **55** 1 (2008) 77
- [19] H.Rücker, B.Heinemann, R.Barth, D.Knoll, P.Schley, R.Scholz, B.Tillack and W.Winkler, Mat. Sci. in Semicond. Processing **8** 1-3 (2005) 279
- [20] S. Lischke, D. Knoll, L. Zimmermann, Y. Yamamoto, M. Fraschke, A. Trusch, A Krüger, M. Kroh and B. Tillack, Proc. IEEE Photonics Conference (2012) 628
- [21] S. Lischke, D. Knoll, C. Mai, L. Zimmermann, A. Peczek, M. Kroh, A. Trusch, E. Krune, K. Voigt and A. Mai, Optics Express, **23** 21 (2015) 27213
- [22] L. Colace, M. Balbi, G. Masini and G. Assanto, Appl. Phys. Lett. **88** (2006) 101111
- [23] D.J. Paul, Laser Photonics, **4** 5 (2010) 610
- [24] R. C. Iotti and F. Rossi, Phys. Rev. Lett. **87** (2001) 146603
- [25] R. Soref, Phil. Trans. R. Soc. A **372** (2014) 2013.0113

- [26] Y. Busby, M. De Seta, G. Capellini, F. Evangelisti, M. Ortolani, M. Virgilio, G. Grosso, G. Pizzi, P. Calvani, S. Lupi, M. Nardone, G. Nicotra and C. Spinella, *Physical Review B* **82** (2010) 205317
- [27] T. Grange, D. Stark, G. Scalari, J. Faist, L. Persichetti, L. Di Gaspare, M. De Seta, M. Ortolani, D.J. Paul, G. Capellini, S. Birner and M. Virgilio, *Applied Physics Letters* **114** (2019) 111102
- [28] Y. Yamamoto, O. Skibitzki, M. A. Schubert, M. Scuderi, F. Reichmann, M. Zöllner, G. Capellini and Bernd Tillack, *Extended Abstracts of the 2019 International Conference on Solid State Devices and Materials*, Nagoya, (2019) 293
- [29] Y. Yamamoto, P. Zaumseil, T. Arguirov, M. Kittler and B. Tillack, *Solid-State Electron.* **60** (2011) 2
- [30] Y. Yamamoto, G. Kozlowski, P. Zaumseil and B. Tillack, *Thin Solid Films* **520** (2012) 3216
- [31] Y. Yamamoto, P. Zaumseil, M. A. Schubert and B. Tillack, *Semicond. Sci. Technol.* **33** (2018) 124007
- [32] V.A. Shah, *Appl. Phys. Lett.* **93** (2008) 192103
- [33] D. A. Grützmacher, T. O. Sedgwick, A. Powell, M. Tejwani, S. S. Iyer, J. Cotte and F. Cardone, *Appl. Phys. Lett.* **63** (1993) 2531
- [34] R. Loo, G. Wang, L. Souriau, J. C. Lin, S. Takeuchi, G. Brammertz and M. Caymax, *Journal of The Electrochem. Soc.* **157** 1 (2010) H13-H21

Figure captions

- Fig. 1. Thickness of a) $\text{Si}_{0.2}\text{Ge}_{0.8}$ and b) Ge of MQW deposited on SiGe VS with different Ge concentration. Thickness of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ and Ge layers are measured by cross section TEM.
- Fig. 2. Si concentration measured by EDX and intensity ratio of Si2p and Ge3d in $\text{Si}_{0.2}\text{Ge}_{0.8}$ layer of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge superlattice grown on Ge or SiGe virtual substrate with different Ge content. Target thickness of $\text{Si}_{0.2}\text{Ge}_{0.8}$ and Ge layers are 15 nm and top layer of the MQW is $\text{Si}_{0.2}\text{Ge}_{0.8}$.
- Fig. 3. a) Cross section bright field HAADF STEM images of 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposited on a) Ge VS and b) $\text{Si}_{0.15}\text{Ge}_{0.85}$, respectively. c) and d) show EDX mapping image of the $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW on Ge VS and $\text{Si}_{0.15}\text{Ge}_{0.85}$ VS, respectively.
- Fig. 4. a) Interface steepness of $\text{Si}_{0.2}\text{Ge}_{0.8}$ on Ge and Ge on $\text{Si}_{0.2}\text{Ge}_{0.8}$ as function of Tem lamella thickness.
- Fig. 5. XRD RSM images of 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposited on a) Ge VS and b) $\text{Si}_{0.15}\text{Ge}_{0.85}$.
- Fig. 6. TDD ratio before and after 10 cycles of $\text{Si}_{0.2}\text{Ge}_{0.8}$ / Ge MQW deposited on Ge and SiGe VS of various Ge concentrations.

Table

Table 1. Summary of steepness of interface between $\text{Si}_{0.2}\text{Ge}_{0.8}$ and Ge of MQW measured by TEM.

Virtual substrate	Interface thickness: Ge on $\text{Si}_{0.2}\text{Ge}_{0.8}$ (nm)	Interface thickness: $\text{Si}_{0.2}\text{Ge}_{0.8}$ on Ge (nm)
Ge	1.8	7.4
$\text{Si}_{0.15}\text{Ge}_{0.85}$	1.5	6.4





Fig. 1. Y. Yamamoto et al.




Fig. 2. Y. Yamamoto et al.




Fig. 3. Y. Yamamoto et al.




Fig. 4. Y. Yamamoto et al.




Fig. 5. Y. Yamamoto et al.




Fig. 6. Y. Yamamoto et al.