© 2022 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. URL: https://ieeexplore.ieee.org/document/9748317

# **180 GBd Electronic-Plasmonic IC Transmitter**

David Moor<sup>1\*</sup>, Yuriy Fedoryshyn<sup>1</sup>, Henning Langenhagen<sup>2</sup>, Jens Müllrich<sup>2</sup>, Rolf Schmid<sup>2</sup>, Christopher Uhl<sup>3</sup>, Michael Möller<sup>2,3</sup>, Ueli Koch<sup>1</sup>, Yannik Horst<sup>1</sup>, Bertold I. Bitachon<sup>1</sup>, Wolfgang Heni<sup>1,4</sup>, Benedikt Baeuerle<sup>1,4</sup>, Marcel Destraz<sup>1,4</sup>, Huajun Xu<sup>5</sup>, Delwin, L. Elder<sup>5,6</sup>, Lewis E. Johnson<sup>5,6</sup>, Paraskevas Bakopoulos<sup>7</sup>, Elad Mentovich<sup>7</sup>, Lars Zimmermann<sup>8</sup>, Juerg Leuthold<sup>1,4</sup>

> <sup>1</sup>ETH Zurich, Institute of Electromagnetic Fields (IEF), 8092 Zurich, Switzerland, <sup>2</sup>MICRAM Microelectronic GmbH, Bochum, Germany, <sup>3</sup>Saarland University, Chair of Electronics and Circuits, Saarbrücken, Germany, <sup>4</sup>Polariton Technologies, 8803 Rüschlikon, Switzerland, <sup>5</sup>University of Washington, Department of Chemistry, Seattle, WA 98195-1700, USA, <sup>6</sup>Nonlinear Materials Corporation, Seattle WA 98109, USA,
> <sup>7</sup>NVIDIA, Ermou 65, 105 63 Athens, Greece, & NVIDIA, Hakidma 26, 2069200 Yokneam, Israel, <sup>8</sup>IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany \*david.moor@ief.ee.ethz.ch

**Abstract:** A monolithically integrated plasmonic SiGe-BiCMOS electronic transmitter operating at 180 GBd is demonstrated. Such compact high-speed electronic-photonic integrated circuit (EPIC) transmitters are key components for future high-performance computing (HPC) and data center interconnects (DCI). © 2021 OCIS Codes: 130.4110, 130.3120

### 1. Introduction

Co-integration of electronic and photonic systems will be required in future communication systems for high performance computing (HPC) and data center interconnects (DCIs). Monolithic integration is one of the most viable paths towards this goal as it not only reduces manufacturing costs, but also provides the shortest path for electrical signals, and thus enables operation at highest speed with lowest energy consumption.

Thus far, the highest-symbol-rate transmitters have involved discrete assemblies [1-5] or side-by-side integrations of electronic and photonic components [6]. The symbol rate is often constrained by the limited bandwidth offered by photonics. Not so with plasmonic modulators—plasmonics has emerged as a technology that offers highest bandwidth, compact footprint, ultra-low energy consumption [7, 8] and has already demonstrated operation at 400 Gb/s/lane [1, 9] and beyond. However, these prior demonstrations have relied on electronic circuits connected through PCB and/or wire bonds. Such integration methods will ultimately face frequency limitations and power consumption challenges, which will at some point prohibit widespread deployment for HPC and DCI.

In 2020 a BiCMOS electronic–plasmonic transmitter based on an electronic-photonic/plasmonic integrated circuit (EPIC) demonstrated data transmission of up to 120 Gb/s OOK with a bit error ratio (BER) of  $1.74 \cdot 10^{-2}$ [10].

In this work, we demonstrate 180 Gb/s OOK—the fastest symbol rate in EPIC transmitters, improving the state-ofthe art by a factor of 1.5. Reception below the hard decision forward error correction (HD-FEC) limit of  $3.8 \cdot 10^{-3}$  is shown. Furthermore, at 100 GBd the device operates without digital equalization with a BER below the HD-FEC limit. The results show that future real-time implementations with low-complexity signal processing can become practical. The plasmonic modulator requires an area of 0.0017 mm<sup>2</sup> and can be integrated into the back-end of line of the chip.

## 2. The Plasmonic 180 GBd 4:1 MUX-Driver-Transmitter

The EPIC transmitter assembly shown in Figure 1(a) consists of a 1.5x3 mm<sup>2</sup> SiGe BiCMOS chip with monolithically integrated plasmonic modulators, mounted on a 5x7 cm<sup>2</sup> PCB. The electronic layer stack was fabricated by IHP in a modified SG13G2-process. The electro-optic layer was fabricated by ETH with electron beam lithography-based processes. More details on the process can be found in [10]. As active electro-optical material BAHX was used, a crosslinkable variant of the recently reported high-performance BAH13 material [11, 12], which was poled electrostatically and crosslinked [13].

The assembly is interfaced with RF connectors, ribbon cables, optical fibers and a passive heat sink. A magnified image of the output stage is given in Figure 1(e).

The operation of the EPIC transmitter is as follows. The data is generated by on-chip PRBS generators, multiplexed in two stages, see Figure 1(b), and amplified to  $V_p = 0.5$  V. The data signal is consequently encoded onto laser light in the C-band, which is coupled using conventional grating couplers and single-mode fibers. The 15 µm long plasmonic modulator, see Figure 1(c), utilizes a dual-drive design [7], effectively doubling the drive voltage, and

shows a high modulation efficiency where a  $V_p$  of 2 V is required for complete extinction. This value is measured in a reference modulator that was on the same chip, but not part of the circuit.



Figure 1: (a) The physical setup with the transmitter EPIC on a PCB routing the clock and low-speed connections. (b) A schematic illustration of the characterization setup and (c) an inset with a colorized SEM of the plasmonic dual-drive MZM. The schematic (b) is drawn to represent the 180 Gb/s experiment, i.e. 4xCLK. The multiplexer circuit inherently triggers at rising and falling edge, the second stage relies on a phase-locked-loop-based on-chip frequency doubler. The chip contained additional circuitry to run at 2xCLK without the frequency doubler, which is not shown here for simplicity. The DSP chain (d), whereby digital equalization was not performed in all experiments. (e) The optical microscope image shows the complete EPIC with wirebonds.

#### 3. Experimental Performance

The setup shown in Figure 1 was used to generate data at 180 GBd and 100 GBd, and to transmit the data through an optical link. The signal is mapped back to baseband in a pre-amplified direct-detection receiver. The optical receiver consists of an erbium-doped fiber amplifier (EDFA), a 145 GHz photodiode and a 113 GHz real time oscilloscope (DSO), sampling at 256 GSa/s followed by offline digital signal processing (DSP), Figure 1(d). For the experiments shown in Figure 2(a)-(c), the laser power in the input fiber was 12 dBm and the wavelength was set close to 1544 nm. The operating temperature was measured to be  $120^{\circ}$ C, as determined from a reference sample. The optical insertion loss amounted to 25 dB (fiber-to-fiber) in the current experiments. For the results in (a), (c) & (d), a nonlinear feed-forward-equalizer (NLE) was applied.



Figure 2: Eye diagrams for (a) 180 GBd and (b), (c) 100 GBd NRZ. In (a) the 180 Gb/s OOK signal is shown after DSP. In (b) and (c) the same signal is shown, once before, once after digital equalization. The 100 Gb/s signal is already below the HD-FEC limit before equalization. In (d) the launched laser power in the input fiber is varied and the SNR is plotted before (red) and after (black) equalization.

The signals seen in Figure 2(a)-(c) are all below the HD-FEC limit. The input power sweep, see Figure 2(d), reveals the relation between signal-to-noise ratio (SNR) and laser power in the input fiber.

## 4. Conclusion

This work demonstrates a monolithic and most compact EPIC transmitter platform for symbol rates in the order of 200 GBd. The demonstrated high quality of the signal leaves room for future encoding of higher-order modulation such as PAM-4, optical multiplexing as well as low-complexity receiver electronics, further expanding the link capacity. The plasmonic post-processing is not limited to the BiCMOS platform. The same cointegration is possible for high-speed III-V, or low power CMOS, where the ultralow capacitance of plasmonics enable >500 GHz bandwidth [14] and attojoule/bit [8] communication, respectively. The presented plasmonic EPIC transmitter is a scalable solution for future HPC and DCI optical interconnects.

# Acknowledgements

We thank Dr. Arne Josten, Johannes Schading and the Binnig and Rohrer Nanotechnology Center (BRNC). This work was supported by H2020-ICT-2017-1-780997, AFOSR FA9550-19-1-0069 and NSF IIP-2036514.

# 5. References

- [1] M. Eppenberger *et al.*, "Plasmonic Racetrack Modulator Transmitting 220 Gbit/s OOK and 408 Gbit/s 8PAM," in *ECOC*, 2021.
- [2] F. Pittalà *et al.*, "220 GBaud Signal Generation Enabled by a Two-channel 256 GSa/s Arbitrary Waveform Generator and Advanced DSP," in *2020 European Conference on Optical Communications (ECOC)*, 2020, pp. 1-4.
- [3] X. Chen, G. Raybon, D. Che, J. Cho, and K. W. Kim, "Transmission of 200-GBaud PDM Probabilistically Shaped 64-QAM Signals Modulated via a 100-GHz Thin-film LiNbO3 I/Q Modulator," in 2021 Optical Fiber Communications Conference and Exhibition (OFC), 2021, pp. 1-3.
- [4] M. Nakamura *et al.*, "192-Gbaud Signal Generation using Ultra-Broadband Optical Frontend Module Integrated with Bandwidth Multiplexing Function," in 2019 Optical Fiber Communications Conference and Exhibition (OFC), 2019, pp. 1-3.
- [5] D. Che and X. Chen, "Faster-Than-Nyquist Signaling up to 300-GBd PAM-4 and 570-GBd OOK Suitable for Co-Packaged Optics," in *ECOC*, 2021.
- [6] W. Heni *et al.*, "Ultra-High-Speed 2:1 Digital Selector and Plasmonic Modulator IM/DD Transmitter Operating at 222 GBaud for Intra-Datacenter Applications," *Journal of Lightwave Technology*, vol. 38, no. 9, pp. 2734-2739, 2020/05/01 2020.
- [7] B. Baeuerle *et al.*, "120 GBd plasmonic Mach-Zehnder modulator with a novel differential electrode design operated at a peak-to-peak drive voltage of 178 mV," *Optics Express*, vol. 27, no. 12, pp. 16823-16832, 2019/06/10 2019.
- [8] W. Heni *et al.*, "Plasmonic IQ modulators with attojoule per bit electrical energy consumption," *Nature Communications*, vol. 10, no. 1, p. 1694, 2019/04/12 2019.
- [9] Q. Hu *et al.*, "Plasmonic-MZM-based Short-Reach Transmission up to 10 km Supporting >304 GBd Polybinary or 432 Gbit/s PAM-8 Signaling," in *ECOC*, 2021.
- [10] U. Koch *et al.*, "A monolithic bipolar CMOS electronic–plasmonic high-speed transmitter," *Nature Electronics*, vol. 3, no. 6, pp. 338-345, 2020/06/01 2020.
- [11] L. Johnson *et al.*, *New paradigms in materials and devices for hybrid electro-optics and optical rectification* (SPIE Organic Photonics + Electronics). SPIE, 2021.
- [12] H. Xu *et al.*, "Design and synthesis of chromophores with enhanced electro-optic activities in both bulk and plasmonic–organic hybrid devices," *Materials Horizons*, 10.1039/D1MH01206A 2021.
- [13] H. Xu *et al.*, "Ultrahigh Electro-Optic Coefficients, High Index of Refraction, and Long-Term Stability from Diels–Alder Cross-Linkable Binary Molecular Glasses," *Chemistry of Materials*, vol. 32, no. 4, pp. 1408-1421, 2020/02/25 2020.
- [14] M. Burla *et al.*, "500 GHz Plasmonic Mach-Zehnder Modulator," in *Conference on Lasers and Electro-Optics*, San Jose, California, 2019, p. SW3F.7: Optical Society of America.