[35]

A BPSK/QPSK Receiver Architecture Suitable for Low-Cost Ultra-High Rate 60 GHz Wireless Communications

A. Cagri Ulusoy , Gang Liu, Michael Peter, Robert Felbecker, Hebat-Allah Y. Abdine y, and Hermann Schumacher

Accepted for presentation at the coming European Microwave Conference (EuMC) 2010 .

Abstract: In this paper, we present a receiver architecture suitable for ultra-high rate wireless communications. The proposed receiver utilizes analog carrier recovery, eliminating the need for very high speed analog to digital converters. We show that the architecture shows excellent phase noise suppression properties, which can further reduce the system cost substantially. The achievable performance of the proposed receiver is investigated via Monte-Carlo simulations using either AWGN channels or measured 60GHz channel data. The corresponding bit-error-rate curves are presented, and the design criteria of an analog implementation are determined and discussed.

Deutsch		Home	Partners	Sub-Projects	Publications
Publications Publications, alphabetical order Publications 2008 Publications 2009 Publications 2010 Publications 2011 ICC 2009 PR 01/2009 Final Presentation	[35] A BPSK/QPSK Receiver Architecture Suitable for Low-Cost Ultra-High Rate 60 GHz Wireless Communications A. Cagri Ulusoy , Gang Liu, Michael Peter, Robert Felbecker, Hebat-Allah Y. Abdine y, and Hermann Schumacher Accepted for presentation at the coming European Microwave Conference (EuMC) 2010 . Abstract: In this paper, we present a receiver architecture suitable for ultra-high rate wireless communications. The proposed receiver utilizes analog carrier recovery, eliminating the need for very high speed analog to digital converters. We show that the architecture shows excellent phase noise suppression properties, which can further reduce the system cost substantially. The achievable performance of the proposed receiver is investigated via Monte-Carlo simulations using either AWGN channels or measured 60GHz channel data. The corresponding bit-error-rate curves are presented, and the design criteria of an analog implementation are determined and discussed.